|
46 | 46 | #define PCI_DEVICE_ID_INTEL_BROXTON_M_XHCI 0x0aa8 |
47 | 47 | #define PCI_DEVICE_ID_INTEL_BROXTON_B_XHCI 0x1aa8 |
48 | 48 | #define PCI_DEVICE_ID_INTEL_APOLLO_LAKE_XHCI 0x5aa8 |
| 49 | +#define PCI_DEVICE_ID_INTEL_DENVERTON_XHCI 0x19d0 |
| 50 | +#define PCI_DEVICE_ID_INTEL_ICE_LAKE_XHCI 0x8a13 |
| 51 | +#define PCI_DEVICE_ID_INTEL_TIGER_LAKE_XHCI 0x9a13 |
| 52 | +#define PCI_DEVICE_ID_INTEL_COMET_LAKE_XHCI 0xa3af |
| 53 | +#define PCI_DEVICE_ID_INTEL_ALDER_LAKE_PCH_XHCI 0x51ed |
| 54 | +#define PCI_DEVICE_ID_INTEL_ALDER_LAKE_N_PCH_XHCI 0x54ed |
| 55 | + |
| 56 | +/* Thunderbolt */ |
| 57 | +#define PCI_DEVICE_ID_INTEL_MAPLE_RIDGE_XHCI 0x1138 |
49 | 58 | #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_2C_XHCI 0x15b5 |
50 | 59 | #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_4C_XHCI 0x15b6 |
51 | 60 | #define PCI_DEVICE_ID_INTEL_ALPINE_RIDGE_LP_XHCI 0x15c1 |
|
54 | 63 | #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_2C_XHCI 0x15e9 |
55 | 64 | #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_4C_XHCI 0x15ec |
56 | 65 | #define PCI_DEVICE_ID_INTEL_TITAN_RIDGE_DD_XHCI 0x15f0 |
57 | | -#define PCI_DEVICE_ID_INTEL_DENVERTON_XHCI 0x19d0 |
58 | | -#define PCI_DEVICE_ID_INTEL_ICE_LAKE_XHCI 0x8a13 |
59 | | -#define PCI_DEVICE_ID_INTEL_TIGER_LAKE_XHCI 0x9a13 |
60 | | -#define PCI_DEVICE_ID_INTEL_COMET_LAKE_XHCI 0xa3af |
61 | | -#define PCI_DEVICE_ID_INTEL_MAPLE_RIDGE_XHCI 0x1138 |
62 | | -#define PCI_DEVICE_ID_INTEL_ALDER_LAKE_PCH_XHCI 0x51ed |
63 | | -#define PCI_DEVICE_ID_INTEL_ALDER_LAKE_N_PCH_XHCI 0x54ed |
64 | 66 |
|
65 | 67 | #define PCI_DEVICE_ID_AMD_RENOIR_XHCI 0x1639 |
66 | 68 | #define PCI_DEVICE_ID_AMD_PROMONTORYA_4 0x43b9 |
|
0 commit comments