Skip to content

Commit cf98fe6

Browse files
covanamConchuOD
authored andcommitted
riscv: dts: starfive: visionfive 2: correct spi's ss pin
The ss pin of spi0 is the same as sck pin. According to the visionfive 2 documentation, it should be pin 49 instead of 48. Fixes: 74fb20c ("riscv: dts: starfive: Add spi node and pins configuration") Reviewed-by: Emil Renner Berthing <[email protected]> Signed-off-by: Nam Cao <[email protected]> Signed-off-by: Conor Dooley <[email protected]>
1 parent 1558209 commit cf98fe6

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -431,7 +431,7 @@
431431
};
432432

433433
ss-pins {
434-
pinmux = <GPIOMUX(48, GPOUT_SYS_SPI0_FSS,
434+
pinmux = <GPIOMUX(49, GPOUT_SYS_SPI0_FSS,
435435
GPOEN_ENABLE,
436436
GPI_SYS_SPI0_FSS)>;
437437
bias-disable;

0 commit comments

Comments
 (0)