Skip to content

Commit fd96278

Browse files
Christoph Hellwiggeertu
authored andcommitted
riscv: RISCV_NONSTANDARD_CACHE_OPS shouldn't depend on RISCV_DMA_NONCOHERENT
RISCV_NONSTANDARD_CACHE_OPS is also used for the pmem cache maintenance helpers, which are built into the kernel unconditionally. Signed-off-by: Christoph Hellwig <[email protected]> Acked-by: Conor Dooley <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]>
1 parent 1531309 commit fd96278

File tree

2 files changed

+1
-2
lines changed

2 files changed

+1
-2
lines changed

arch/riscv/Kconfig

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -277,7 +277,6 @@ config RISCV_DMA_NONCOHERENT
277277

278278
config RISCV_NONSTANDARD_CACHE_OPS
279279
bool
280-
depends on RISCV_DMA_NONCOHERENT
281280
help
282281
This enables function pointer support for non-standard noncoherent
283282
systems to handle cache management.

drivers/cache/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@ menu "Cache Drivers"
33

44
config AX45MP_L2_CACHE
55
bool "Andes Technology AX45MP L2 Cache controller"
6-
depends on RISCV_DMA_NONCOHERENT
6+
depends on RISCV
77
select RISCV_NONSTANDARD_CACHE_OPS
88
help
99
Support for the L2 cache controller on Andes Technology AX45MP platforms.

0 commit comments

Comments
 (0)