![github-actions[bot]](https://avatars.githubusercontent.com/in/15368?v=4&size=40){kind=avatar}
1 file changed
+1
-1
lines changedSubmodule llvm-project updated 11 files
- clang/test/Sema/aarch64-sve-vector-trig-ops.c+1-1
- llvm/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp+15
- llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/splatvector-rv32.mir+549
- llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/splatvector-rv64.mir+583
- llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/rvv/vmclr.mir+149
- llvm/tools/llvm-debuginfod-find/llvm-debuginfod-find.cpp+9-3
- llvm/unittests/IR/AttributesTest.cpp+2-2
- mlir/lib/Pass/Pass.cpp+7-5
- mlir/test/Pass/crash-recovery-dynamic-failure.mlir+1-1
- mlir/test/Pass/full_diagnostics.mlir+17
- mlir/test/lib/Pass/TestPassManager.cpp+11-1
0 commit comments