Commit b39770c
committed
![github-actions[bot]](https://avatars.githubusercontent.com/in/15368?v=4&size=40){kind=avatar}
llvm: Update baseline to 6504c96b1d865c69888a2a17aa8fe479987c00f0
1 parent f8c83d7 commit b39770c
1 file changed
+1
-1
lines changedSubmodule llvm-project updated 83 files
- clang/docs/ReleaseNotes.rst+3
- clang/include/clang/Basic/DiagnosticSemaKinds.td+3
- clang/include/clang/Driver/Options.td+2-1
- clang/lib/CodeGen/TargetBuiltins/ARM.cpp+2-2
- clang/lib/Driver/ToolChains/Flang.cpp+8-1
- clang/lib/Sema/SemaDecl.cpp+9
- clang/lib/StaticAnalyzer/Checkers/CallAndMessageChecker.cpp+2
- clang/test/Analysis/call-and-message.c+26-1
- clang/test/Analysis/call-and-message.cpp+16
- clang/test/CodeGen/arm-neon-directed-rounding.c+2-2
- clang/test/CodeGen/arm-v8.2a-neon-intrinsics.c+2-2
- clang/test/Driver/autocomplete.c+1
- clang/test/Preprocessor/riscv-target-features-andes.c+1
- clang/test/SemaCXX/modules.cppm+2
- flang/docs/ReleaseNotes.md+2
- flang/include/flang/Evaluate/tools.h+10-1
- flang/include/flang/Semantics/tools.h-2
- flang/lib/Evaluate/tools.cpp+5-24
- flang/lib/Lower/ConvertVariable.cpp+2-25
- flang/lib/Semantics/tools.cpp+3-33
- flang/test/Driver/fveclib-codegen.f90+4
- flang/test/Driver/fveclib.f90+2-1
- flang/test/Lower/CUDA/cuda-derived.cuf-30
- lldb/packages/Python/lldbsuite/test/make/libcxx-simulators-common/compressed_pair.h+24-2
- lldb/test/API/functionalities/data-formatter/data-formatter-stl/libcxx-simulators/invalid-vector/main.cpp+1-1
- lldb/test/API/functionalities/data-formatter/data-formatter-stl/libcxx-simulators/string/TestDataFormatterLibcxxStringSimulator.py+1-1
- lldb/test/API/functionalities/data-formatter/data-formatter-stl/libcxx-simulators/string/main.cpp+3-3
- lldb/test/API/functionalities/data-formatter/data-formatter-stl/libcxx-simulators/unique_ptr/TestDataFormatterLibcxxUniquePtrSimulator.py+1-1
- lldb/test/API/functionalities/data-formatter/data-formatter-stl/libcxx-simulators/unique_ptr/main.cpp+2-1
- llvm/include/llvm/ADT/STLExtras.h+6
- llvm/include/llvm/IR/IntrinsicsARM.td-1
- llvm/include/llvm/MC/MCAsmBackend.h+3-7
- llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp+19-14
- llvm/lib/IR/AutoUpgrade.cpp+1
- llvm/lib/MC/ELFObjectWriter.cpp+16-22
- llvm/lib/MC/MCAsmBackend.cpp+4-7
- llvm/lib/MC/MCAssembler.cpp+14-64
- llvm/lib/TableGen/Error.cpp+6-6
- llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp+20-21
- llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp+4-7
- llvm/lib/Target/ARM/ARMISelLowering.cpp+4
- llvm/lib/Target/ARM/ARMInstrNEON.td+1-1
- llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp+3
- llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.h+1-2
- llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp+7-12
- llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.h-3
- llvm/lib/Target/BPF/AsmParser/BPFAsmParser.cpp+3
- llvm/lib/Target/BPF/MCTargetDesc/BPFAsmBackend.cpp+2-1
- llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.cpp+5-1
- llvm/lib/Target/CSKY/MCTargetDesc/CSKYAsmBackend.h+1-2
- llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp+131-127
- llvm/lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp+6-3
- llvm/lib/Target/LoongArch/MCTargetDesc/LoongArchAsmBackend.cpp+6-2
- llvm/lib/Target/LoongArch/MCTargetDesc/LoongArchAsmBackend.h+2-3
- llvm/lib/Target/M68k/MCTargetDesc/M68kAsmBackend.cpp+26-17
- llvm/lib/Target/MSP430/MCTargetDesc/MSP430AsmBackend.cpp+2-1
- llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.cpp+45-43
- llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.h-3
- llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp+76-74
- llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp+2-2
- llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.h+1-1
- llvm/lib/Target/RISCV/RISCVISelLowering.cpp+16-3
- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp+41
- llvm/lib/Target/RISCV/RISCVInstrInfo.td+1-1
- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td+25-15
- llvm/lib/Target/RISCV/RISCVInstrInfoXAndes.td+47
- llvm/lib/Target/RISCV/RISCVInstrPredicates.td+2
- llvm/lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp+2-1
- llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmBackend.cpp+4-7
- llvm/lib/Target/VE/MCTargetDesc/VEAsmBackend.cpp+36-37
- llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyAsmBackend.cpp+7-2
- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp+10-10
- llvm/lib/Target/Xtensa/MCTargetDesc/XtensaAsmBackend.cpp+2-1
- llvm/lib/Transforms/Instrumentation/MemorySanitizer.cpp+11-6
- llvm/test/CodeGen/AArch64/ptradd.ll+24-58
- llvm/test/CodeGen/ARM/vrint.ll+4-52
- llvm/test/CodeGen/RISCV/rv32xandesperf.ll+164
- llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll+63-14
- llvm/test/CodeGen/RISCV/short-forward-branch-opt.ll+883-330
- llvm/test/Instrumentation/MemorySanitizer/or.ll+1-1
- llvm/test/MC/BPF/bad-tied.s+12
- llvm/test/Transforms/PhaseOrdering/always-inline-alloca-promotion.ll+92
- llvm/unittests/ADT/STLExtrasTest.cpp+11
0 commit comments