Commit 19e82bd
committed
![github-actions[bot]](https://avatars.githubusercontent.com/in/15368?v=4&size=40){kind=avatar}
llvm: Update baseline to 671eaf84b35ae7475783e92dd4e3ac302eef891b
1 parent 9d5a2ea commit 19e82bd
1 file changed
+1
-1
lines changedSubmodule llvm-project updated 34 files
- flang/examples/FeatureList/FeatureList.cpp-1
- flang/examples/FlangOmpReport/FlangOmpReportVisitor.cpp+3-54
- flang/include/flang/Parser/dump-parse-tree.h-1
- flang/include/flang/Parser/openmp-utils.h+8
- flang/include/flang/Parser/parse-tree.h+17-8
- flang/lib/Lower/OpenMP/DataSharingProcessor.cpp+13-39
- flang/lib/Lower/OpenMP/OpenMP.cpp+2-2
- flang/lib/Parser/openmp-parsers.cpp+48-11
- flang/lib/Parser/unparse.cpp+7-7
- flang/lib/Semantics/check-omp-structure.cpp+5-4
- flang/test/Examples/omp-atomic.f90+3-3
- flang/test/Examples/omp-sections.f90+2-2
- flang/test/Parser/OpenMP/sections.f90+106-38
- llvm/include/llvm/Analysis/TargetTransformInfo.h+4
- llvm/include/llvm/Analysis/TargetTransformInfoImpl.h+2
- llvm/lib/Analysis/TargetTransformInfo.cpp+4
- llvm/lib/Target/SPIRV/SPIRVTargetTransformInfo.h+2
- llvm/lib/Transforms/Vectorize/VectorCombine.cpp+7
- llvm/test/Transforms/LoopVectorize/uniform_across_vf_induction1_and.ll+21
- llvm/test/Transforms/VectorCombine/SPIRV/lit.local.cfg+2
- llvm/test/Transforms/VectorCombine/SPIRV/load-insert-store.ll+889
- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.td+3
- mlir/include/mlir/Target/LLVMIR/ModuleImport.h+4
- mlir/lib/Dialect/Vector/Transforms/LowerVectorBroadcast.cpp+15-9
- mlir/lib/Dialect/Vector/Transforms/LowerVectorTransfer.cpp+1-1
- mlir/lib/Dialect/Vector/Transforms/VectorInsertExtractStridedSliceRewritePatterns.cpp+1-1
- mlir/lib/Dialect/Vector/Transforms/VectorTransforms.cpp+39-22
- mlir/lib/Target/LLVMIR/ModuleImport.cpp+14
- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp+19
- mlir/test/Dialect/Vector/vector-broadcast-lowering-transforms.mlir+8-8
- mlir/test/Dialect/Vector/vector-outerproduct-lowering-transforms.mlir+12-12
- mlir/test/Target/LLVMIR/Import/module-asm.ll+5
- mlir/test/Target/LLVMIR/invalid-module.mlir+11-1
- mlir/test/Target/LLVMIR/module-asm.mlir+6
0 commit comments