Skip to content
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
13 changes: 7 additions & 6 deletions bench/abc/optimized/casDec.ll
Original file line number Diff line number Diff line change
Expand Up @@ -451,7 +451,7 @@ Abc_Clock.exit292: ; preds = %Abc_Clock.exit290,
br i1 %241, label %.lr.ph336.preheader, label %._crit_edge337

.lr.ph336.preheader: ; preds = %._crit_edge333
%.pre = load ptr, ptr %237, align 8, !tbaa !22
%.pre = load ptr, ptr %237, align 8
br label %.lr.ph336

.lr.ph336: ; preds = %.lr.ph336.preheader, %.lr.ph336
Expand Down Expand Up @@ -756,7 +756,7 @@ define void @WriteLUTSintoBLIFfile(ptr noundef %0, ptr noundef %1, ptr noundef r
%18 = tail call i32 (ptr, ptr, ...) @fprintf(ptr noundef %0, ptr noundef nonnull @.str.14, i32 noundef %17) #10
%.not = icmp ne i64 %indvars.iv126, 0
%.phi.trans.insert = getelementptr inbounds nuw i8, ptr %16, i64 4
%.pre = load i32, ptr %.phi.trans.insert, align 4, !tbaa !17
%.pre = load i32, ptr %.phi.trans.insert, align 4
%19 = icmp sgt i32 %.pre, 0
%or.cond = select i1 %.not, i1 %19, i1 false
br i1 %or.cond, label %.lr.ph, label %.loopexit
Expand Down Expand Up @@ -792,8 +792,8 @@ define void @WriteLUTSintoBLIFfile(ptr noundef %0, ptr noundef %1, ptr noundef r

.lr.ph91: ; preds = %.loopexit
%38 = getelementptr inbounds nuw i8, ptr %16, i64 20
%.pre129 = load ptr, ptr %11, align 8, !tbaa !43
%.pre130 = load i32, ptr %38, align 4, !tbaa !20
%.pre129 = load ptr, ptr %11, align 8
%.pre130 = load i32, ptr %38, align 4
br label %49

.preheader87: ; preds = %49, %.loopexit
Expand Down Expand Up @@ -918,7 +918,8 @@ define void @WriteLUTSintoBLIFfile(ptr noundef %0, ptr noundef %1, ptr noundef r

107: ; preds = %.lr.ph100
tail call void @free(ptr noundef nonnull %106) #10
%.pre131 = load i32, ptr %12, align 8, !tbaa !50
store ptr null, ptr %105, align 8, !tbaa !56
%.pre131 = load i32, ptr %12, align 8
br label %108

108: ; preds = %107, %.lr.ph100
Expand All @@ -940,7 +941,7 @@ define void @WriteLUTSintoBLIFfile(ptr noundef %0, ptr noundef %1, ptr noundef r
115: ; preds = %.lr.ph102
tail call void @free(ptr noundef nonnull %114) #10
store ptr null, ptr %113, align 8, !tbaa !56
%.pre132 = load i32, ptr %39, align 4, !tbaa !19
%.pre132 = load i32, ptr %39, align 4
br label %116

116: ; preds = %115, %.lr.ph102
Expand Down
21 changes: 11 additions & 10 deletions bench/abc/optimized/nwkSpeedup.ll
Original file line number Diff line number Diff line change
Expand Up @@ -61,7 +61,7 @@ define range(i32 0, 2) i32 @Aig_ManSpeedupNode_rec(ptr noundef %0, ptr noundef %

.Vec_PtrGrow.exit11_crit_edge.i: ; preds = %21
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %2, i64 8
%.pre.i = load ptr, ptr %.phi.trans.insert.i, align 8, !tbaa !27
%.pre.i = load ptr, ptr %.phi.trans.insert.i, align 8
br label %Vec_PtrPush.exit

26: ; preds = %21
Expand Down Expand Up @@ -750,7 +750,7 @@ define ptr @Nwk_ManSpeedup(ptr noundef %0, i32 noundef %1, i32 noundef %2, i32 n
%50 = sext i32 %49 to i64
%51 = getelementptr inbounds i32, ptr %calloc, i64 %50
store i32 %47, ptr %51, align 4, !tbaa !67
%.pre = load ptr, ptr %30, align 8, !tbaa !70
%.pre = load ptr, ptr %30, align 8
br label %52

52: ; preds = %46, %40, %.lr.ph, %43
Expand Down Expand Up @@ -1102,7 +1102,7 @@ define ptr @Nwk_ManSpeedup(ptr noundef %0, i32 noundef %1, i32 noundef %2, i32 n
br i1 %226, label %227, label %.Vec_PtrGrow.exit11_crit_edge.i.i

.Vec_PtrGrow.exit11_crit_edge.i.i: ; preds = %._crit_edge.i
%.pre.i.i = load ptr, ptr %130, align 8, !tbaa !27
%.pre.i.i = load ptr, ptr %130, align 8
br label %Vec_PtrPush.exit.i

227: ; preds = %._crit_edge.i
Expand Down Expand Up @@ -1158,7 +1158,7 @@ Vec_PtrPush.exit.i: ; preds = %245, %Vec_PtrGrow.e
%250 = sext i32 %206 to i64
%251 = getelementptr inbounds ptr, ptr %248, i64 %250
store ptr %209, ptr %251, align 8, !tbaa !28
%.pre487 = load i32, ptr %199, align 4, !tbaa !57
%.pre487 = load i32, ptr %199, align 4
br label %Vec_PtrPushUnique.exit

Vec_PtrPushUnique.exit: ; preds = %222, %Vec_PtrPush.exit.i, %210
Expand All @@ -1173,7 +1173,7 @@ Vec_PtrPushUnique.exit: ; preds = %222, %Vec_PtrPush.e
.critedge13.loopexit: ; preds = %Vec_PtrPushUnique.exit, %203
%257 = phi i32 [ %253, %Vec_PtrPushUnique.exit ], [ %205, %203 ]
%258 = phi i32 [ %254, %Vec_PtrPushUnique.exit ], [ %206, %203 ]
%.pre488 = load i32, ptr %154, align 4, !tbaa !57
%.pre488 = load i32, ptr %154, align 4
br label %.critedge13

.critedge13: ; preds = %.critedge13.loopexit, %.preheader397, %187, %190
Expand Down Expand Up @@ -1252,7 +1252,7 @@ Vec_PtrPushUnique.exit: ; preds = %222, %Vec_PtrPush.e
br i1 %293, label %294, label %.Vec_PtrGrow.exit11_crit_edge.i.i351

.Vec_PtrGrow.exit11_crit_edge.i.i351: ; preds = %._crit_edge.i350
%.pre.i.i353 = load ptr, ptr %134, align 8, !tbaa !27
%.pre.i.i353 = load ptr, ptr %134, align 8
br label %Vec_PtrPush.exit.i354

294: ; preds = %._crit_edge.i350
Expand Down Expand Up @@ -1349,7 +1349,7 @@ Vec_PtrPush.exit.i354: ; preds = %312, %Vec_PtrGrow.e
br i1 %335, label %336, label %.Vec_PtrGrow.exit11_crit_edge.i.i366

.Vec_PtrGrow.exit11_crit_edge.i.i366: ; preds = %._crit_edge.i365
%.pre.i.i368 = load ptr, ptr %134, align 8, !tbaa !27
%.pre.i.i368 = load ptr, ptr %134, align 8
br label %Vec_PtrPush.exit.i369

336: ; preds = %._crit_edge.i365
Expand Down Expand Up @@ -1406,7 +1406,7 @@ Vec_PtrPush.exit.i369: ; preds = %354, %Vec_PtrGrow.e
%360 = sext i32 %323 to i64
%361 = getelementptr inbounds ptr, ptr %358, i64 %360
store ptr %326, ptr %361, align 8, !tbaa !28
%.pre491 = load i32, ptr %282, align 4, !tbaa !57
%.pre491 = load i32, ptr %282, align 4
br label %Vec_PtrPushUnique.exit379

Vec_PtrPushUnique.exit379: ; preds = %331, %Vec_PtrPush.exit.i369
Expand Down Expand Up @@ -1519,10 +1519,11 @@ Vec_PtrPushUnique.exit379: ; preds = %331, %Vec_PtrPush.e
423: ; preds = %417
store ptr %419, ptr %408, align 8, !tbaa !28
store ptr %416, ptr %418, align 8, !tbaa !28
%.val334.pre = load float, ptr %421, align 8
br label %424

424: ; preds = %423, %417
%.val334 = phi float [ %.val332, %423 ], [ %.val331, %417 ]
%.val334 = phi float [ %.val334.pre, %423 ], [ %.val331, %417 ]
%425 = phi ptr [ %419, %423 ], [ %416, %417 ]
%426 = getelementptr i8, ptr %415, i64 56
%.val333 = load float, ptr %426, align 8, !tbaa !71
Expand Down Expand Up @@ -1553,7 +1554,7 @@ Vec_PtrPushUnique.exit379: ; preds = %331, %Vec_PtrPush.e
br i1 %435, label %139, label %.critedge6.loopexit, !llvm.loop !84

.critedge6.loopexit: ; preds = %.critedge11.thread
%.pre495 = load ptr, ptr %130, align 8, !tbaa !27
%.pre495 = load ptr, ptr %130, align 8
br label %.critedge6

.critedge6: ; preds = %.critedge6.loopexit, %116
Expand Down
34 changes: 16 additions & 18 deletions bench/abseil-cpp/optimized/cord_analysis.ll
Original file line number Diff line number Diff line change
Expand Up @@ -40,7 +40,7 @@ define dso_local noundef i64 @_ZN4absl13cord_internal23GetEstimatedMemoryUsageEP

._crit_edge.i: ; preds = %6
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %8, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %10

10: ; preds = %._crit_edge.i, %1
Expand All @@ -60,7 +60,7 @@ _ZN4absl13cord_internal10IsDataEdgeEPKNS0_7CordRepE.exit.i: ; preds = %13
%14 = getelementptr inbounds nuw i8, ptr %.sroa.0.0.i, i64 24
%15 = load ptr, ptr %14, align 8, !tbaa !21
%.phi.trans.insert.i.i = getelementptr inbounds nuw i8, ptr %15, i64 12
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4, !tbaa !9
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4
%16 = icmp ugt i8 %.pre.i.i, 4
br i1 %16, label %17, label %_ZN4absl13cord_internal12_GLOBAL__N_117GetEstimatedUsageILNS1_4ModeE1EEEmPKNS0_7CordRepE.exit

Expand Down Expand Up @@ -100,7 +100,7 @@ _ZN4absl13cord_internal12_GLOBAL__N_115AnalyzeDataEdgeILNS1_4ModeE1EEEvNS1_10Cor

35: ; preds = %13
call fastcc void @_ZN4absl13cord_internal12_GLOBAL__N_112AnalyzeBtreeILNS1_4ModeE1EEEvNS1_10CordRepRefIXT_EEERNS1_8RawUsageIXT_EEE(ptr nonnull %.sroa.0.0.i, ptr noundef nonnull align 8 dereferenceable(8) %2)
%.0.pre.i = load i64, ptr %2, align 8, !tbaa !4
%.0.pre.i = load i64, ptr %2, align 8
br label %_ZN4absl13cord_internal12_GLOBAL__N_117GetEstimatedUsageILNS1_4ModeE1EEEmPKNS0_7CordRepE.exit

_ZN4absl13cord_internal12_GLOBAL__N_117GetEstimatedUsageILNS1_4ModeE1EEEmPKNS0_7CordRepE.exit: ; preds = %6, %13, %_ZN4absl13cord_internal10IsDataEdgeEPKNS0_7CordRepE.exit.i, %_ZN4absl13cord_internal12_GLOBAL__N_115AnalyzeDataEdgeILNS1_4ModeE1EEEvNS1_10CordRepRefIXT_EEERNS1_8RawUsageIXT_EEE.exit.i, %35
Expand Down Expand Up @@ -142,7 +142,7 @@ define dso_local noundef i64 @_ZN4absl13cord_internal32GetEstimatedFairShareMemo
%23 = uitofp i64 %22 to double
%24 = fdiv double %8, %23
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %16, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %25

25: ; preds = %18, %1
Expand All @@ -162,7 +162,7 @@ _ZN4absl13cord_internal10IsDataEdgeEPKNS0_7CordRepE.exit.i: ; preds = %27
%28 = getelementptr inbounds nuw i8, ptr %.sroa.0.0.i, i64 24
%29 = load ptr, ptr %28, align 8, !tbaa !21
%.phi.trans.insert.i.i = getelementptr inbounds nuw i8, ptr %29, i64 12
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4, !tbaa !9
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4
%30 = icmp ugt i8 %.pre.i.i, 4
br i1 %30, label %31, label %_ZN4absl13cord_internal12_GLOBAL__N_117GetEstimatedUsageILNS1_4ModeE0EEEmPKNS0_7CordRepE.exit

Expand All @@ -178,7 +178,7 @@ _ZN4absl13cord_internal10IsDataEdgeEPKNS0_7CordRepE.exit.i: ; preds = %27
%39 = uitofp i64 %37 to double
%40 = fdiv double %.sroa.10.0.i, %39
%41 = select i1 %38, double %.sroa.10.0.i, double %40
%.pre.i7.i = load i8, ptr %.phi.trans.insert.i.i, align 4, !tbaa !9
%.pre.i7.i = load i8, ptr %.phi.trans.insert.i.i, align 4
br label %42

42: ; preds = %31, %25
Expand Down Expand Up @@ -281,7 +281,7 @@ define dso_local noundef i64 @_ZN4absl13cord_internal25GetMorePreciseMemoryUsage

._crit_edge.i: ; preds = %24
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %26, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %30

28: ; preds = %63, %56, %36, %18
Expand All @@ -307,7 +307,7 @@ _ZN4absl13cord_internal10IsDataEdgeEPKNS0_7CordRepE.exit.i: ; preds = %32
%33 = getelementptr inbounds nuw i8, ptr %.sroa.0.0.i, i64 24
%34 = load ptr, ptr %33, align 8, !tbaa !21
%.phi.trans.insert.i.i = getelementptr inbounds nuw i8, ptr %34, i64 12
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4, !tbaa !9
%.pre.i.i = load i8, ptr %.phi.trans.insert.i.i, align 4
%35 = icmp ugt i8 %.pre.i.i, 4
br i1 %35, label %36, label %.thread20.i

Expand Down Expand Up @@ -335,7 +335,7 @@ _ZN4absl13cord_internal12_GLOBAL__N_18RawUsageILNS1_4ModeE2EE3AddEmNS1_10CordRep
call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %5)
%42 = load ptr, ptr %33, align 8, !tbaa !21
%.phi.trans.insert.i9.i = getelementptr inbounds nuw i8, ptr %42, i64 12
%.pre.i10.i = load i8, ptr %.phi.trans.insert.i9.i, align 4, !tbaa !9
%.pre.i10.i = load i8, ptr %.phi.trans.insert.i9.i, align 4
br label %43

43: ; preds = %_ZN4absl13cord_internal12_GLOBAL__N_18RawUsageILNS1_4ModeE2EE3AddEmNS1_10CordRepRefILS3_2EEE.exit.i.i, %30
Expand Down Expand Up @@ -484,10 +484,11 @@ define internal fastcc void @_ZN4absl13cord_internal12_GLOBAL__N_112AnalyzeBtree

27: ; preds = %.lr.ph37
%28 = add i64 %22, 32
store i64 %28, ptr %1, align 8, !tbaa !4
%29 = getelementptr inbounds nuw i8, ptr %23, i64 24
%30 = load ptr, ptr %29, align 8, !tbaa !21
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %30, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %31

31: ; preds = %27, %.lr.ph37
Expand Down Expand Up @@ -518,15 +519,12 @@ define internal fastcc void @_ZN4absl13cord_internal12_GLOBAL__N_112AnalyzeBtree
_ZN4absl13cord_internal12_GLOBAL__N_115AnalyzeDataEdgeILNS1_4ModeE1EEEvNS1_10CordRepRefIXT_EEERNS1_8RawUsageIXT_EEE.exit: ; preds = %35, %42
%45 = phi i64 [ %41, %35 ], [ %44, %42 ]
%46 = add i64 %32, %45
store i64 %46, ptr %1, align 8, !tbaa !4
%47 = getelementptr inbounds nuw i8, ptr %.02236, i64 8
%.not = icmp eq ptr %47, %13
br i1 %.not, label %..loopexit_crit_edge, label %.lr.ph37

..loopexit_crit_edge: ; preds = %_ZN4absl13cord_internal12_GLOBAL__N_115AnalyzeDataEdgeILNS1_4ModeE1EEEvNS1_10CordRepRefIXT_EEERNS1_8RawUsageIXT_EEE.exit
store i64 %46, ptr %1, align 8, !tbaa !4
br label %.loopexit
br i1 %.not, label %.loopexit, label %.lr.ph37

.loopexit: ; preds = %.lr.ph, %14, %19, %..loopexit_crit_edge
.loopexit: ; preds = %.lr.ph, %_ZN4absl13cord_internal12_GLOBAL__N_115AnalyzeDataEdgeILNS1_4ModeE1EEEvNS1_10CordRepRefIXT_EEERNS1_8RawUsageIXT_EEE.exit, %14, %19
ret void
}

Expand Down Expand Up @@ -611,7 +609,7 @@ define internal fastcc void @_ZN4absl13cord_internal12_GLOBAL__N_112AnalyzeBtree
%54 = fdiv double %39, %53
%55 = select i1 %52, double %39, double %54
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %47, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %56

56: ; preds = %43, %.lr.ph44
Expand Down Expand Up @@ -764,7 +762,7 @@ _ZN4absl13cord_internal12_GLOBAL__N_18RawUsageILNS1_4ModeE2EE3AddEmNS1_10CordRep
%42 = getelementptr inbounds nuw i8, ptr %32, i64 24
%43 = load ptr, ptr %42, align 8, !tbaa !21
%.phi.trans.insert.i = getelementptr inbounds nuw i8, ptr %43, i64 12
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4, !tbaa !9
%.pre.i = load i8, ptr %.phi.trans.insert.i, align 4
br label %44

44: ; preds = %_ZN4absl13cord_internal12_GLOBAL__N_18RawUsageILNS1_4ModeE2EE3AddEmNS1_10CordRepRefILS3_2EEE.exit.i, %.lr.ph37
Expand Down
21 changes: 10 additions & 11 deletions bench/abseil-cpp/optimized/cordz_handle.ll
Original file line number Diff line number Diff line change
Expand Up @@ -201,7 +201,7 @@ _ZNSt6vectorIPN4absl13cord_internal11CordzHandleESaIS3_EE9push_backERKS3_.exit:
br i1 %.not9, label %.critedge.thread, label %.critedge.thread37

.critedge.thread37.loopexit: ; preds = %.lr.ph
%.pre = load ptr, ptr %13, align 8, !tbaa !14
%.pre = load ptr, ptr %13, align 8
br label %.critedge.thread37

.critedge.thread37: ; preds = %.critedge.thread37.loopexit, %.critedge
Expand All @@ -215,7 +215,7 @@ _ZNSt6vectorIPN4absl13cord_internal11CordzHandleESaIS3_EE9push_backERKS3_.exit:
br label %46

.critedge.thread.loopexit: ; preds = %_ZNSt6vectorIPN4absl13cord_internal11CordzHandleESaIS3_EE9push_backERKS3_.exit
%.pre82 = load ptr, ptr %13, align 8, !tbaa !14
%.pre82 = load ptr, ptr %13, align 8
br label %.critedge.thread

.critedge.thread: ; preds = %.critedge.thread.loopexit, %.preheader, %.critedge
Expand Down Expand Up @@ -473,8 +473,8 @@ _ZN4absl9MutexLockC2EPNS_5MutexE.exit: ; preds = %_ZN4absl13cord_inte
%.0.i.i = inttoptr i64 %7 to ptr
%8 = getelementptr inbounds nuw i8, ptr %0, i64 8
%9 = getelementptr inbounds nuw i8, ptr %0, i64 16
%.pre = load ptr, ptr %8, align 8, !tbaa !21
%.pre24 = load ptr, ptr %9, align 8, !tbaa !24
%.pre = load ptr, ptr %8, align 8
%.pre24 = load ptr, ptr %9, align 8
br label %15

._crit_edge: ; preds = %_ZNSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE9push_backERKS4_.exit, %_ZN4absl9MutexLockC2EPNS_5MutexE.exit
Expand All @@ -496,7 +496,7 @@ _ZN4absl9MutexLockD2Ev.exit: ; preds = %._crit_edge
13: ; preds = %_ZN4absl13cord_internal12_GLOBAL__N_111GlobalQueueEv.exit
%14 = landingpad { ptr, i32 }
cleanup
%.pre25 = load ptr, ptr %0, align 8, !tbaa !25
%.pre25 = load ptr, ptr %0, align 8
br label %_ZN4absl9MutexLockD2Ev.exit11

15: ; preds = %.lr.ph, %_ZNSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE9push_backERKS4_.exit
Expand Down Expand Up @@ -573,7 +573,7 @@ _ZNSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE9push_backERKS4_.exit:
%43 = getelementptr inbounds nuw i8, ptr %storemerge19, i64 16
%44 = load ptr, ptr %43, align 8, !tbaa !14
%.not = icmp eq ptr %44, null
br i1 %.not, label %._crit_edge, label %15, !llvm.loop !26
br i1 %.not, label %._crit_edge, label %15, !llvm.loop !25

.loopexit: ; preds = %_ZNKSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE12_M_check_lenEmPKc.exit.i.i
%lpad.loopexit = landingpad { ptr, i32 }
Expand Down Expand Up @@ -675,7 +675,7 @@ _ZN4absl13cord_internal12_GLOBAL__N_111GlobalQueueEv.exit: ; preds = %12, %15, %
%24 = getelementptr inbounds nuw i8, ptr %.01221, i64 16
%25 = load ptr, ptr %24, align 8, !tbaa !14
%.not = icmp eq ptr %25, null
br i1 %.not, label %.loopexit, label %.lr.ph, !llvm.loop !27
br i1 %.not, label %.loopexit, label %.lr.ph, !llvm.loop !26

.loopexit: ; preds = %22, %_ZN4absl13cord_internal12_GLOBAL__N_111GlobalQueueEv.exit, %20
%spec.select17 = phi i1 [ %21, %20 ], [ true, %_ZN4absl13cord_internal12_GLOBAL__N_111GlobalQueueEv.exit ], [ true, %22 ]
Expand Down Expand Up @@ -749,7 +749,7 @@ _ZN4absl9MutexLockC2EPNS_5MutexE.exit._crit_edge: ; preds = %_ZNSt6vectorIPKN4ab
17: ; preds = %_ZN4absl13cord_internal12_GLOBAL__N_111GlobalQueueEv.exit
%18 = landingpad { ptr, i32 }
cleanup
%.pre = load ptr, ptr %0, align 8, !tbaa !25
%.pre = load ptr, ptr %0, align 8
br label %_ZN4absl9MutexLockD2Ev.exit12

19: ; preds = %.lr.ph, %_ZNSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE9push_backERKS4_.exit
Expand Down Expand Up @@ -853,7 +853,7 @@ _ZNSt6vectorIPKN4absl13cord_internal11CordzHandleESaIS4_EE9push_backERKS4_.exit:
%storemerge.in = getelementptr inbounds nuw i8, ptr %storemerge22, i64 24
%storemerge = load ptr, ptr %storemerge.in, align 8, !tbaa !15
%.not = icmp eq ptr %storemerge, null
br i1 %.not, label %_ZN4absl9MutexLockC2EPNS_5MutexE.exit._crit_edge, label %19, !llvm.loop !28
br i1 %.not, label %_ZN4absl9MutexLockC2EPNS_5MutexE.exit._crit_edge, label %19, !llvm.loop !27

_ZN4absl9MutexLockD2Ev.exit12: ; preds = %17, %48
%53 = phi ptr [ %.pre, %17 ], [ %20, %48 ]
Expand Down Expand Up @@ -955,7 +955,6 @@ attributes #18 = { builtin nounwind }
!22 = !{!"_ZTSNSt12_Vector_baseIPKN4absl13cord_internal11CordzHandleESaIS4_EE17_Vector_impl_dataE", !23, i64 0, !23, i64 8, !23, i64 16}
!23 = !{!"p2 _ZTSN4absl13cord_internal11CordzHandleE", !12, i64 0}
!24 = !{!22, !23, i64 16}
!25 = !{!22, !23, i64 0}
!25 = distinct !{!25, !20}
!26 = distinct !{!26, !20}
!27 = distinct !{!27, !20}
!28 = distinct !{!28, !20}
Loading