Skip to content

Commit 1fbe828

Browse files
PaebbelsPaebbels
committed
Bumped dependencies.
1 parent 5abd806 commit 1fbe828

File tree

3 files changed

+4
-4
lines changed

3 files changed

+4
-4
lines changed

‎doc/FileTypes/index.rst‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@
33
File Types
44
##########
55

6-
.. rubric:: Design Goal
6+
.. rubric:: Design Goals
77

88
TBD
99

‎doc/ProjectModel/index.rst‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@
33
Project Model
44
#############
55

6-
.. rubric:: Design Goal
6+
.. rubric:: Design Goals
77

88
* Clearly named classes that model the semantics of an EDA project.
99
* Child objects shall have a reference to their parent.

‎requirements.txt‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
11
pyTooling ~= 7.0
22
pyVHDLModel ~= 0.29.1
3-
pySVModel >= 0.4.0, < 0.5
4-
pySystemRDLModel >= 0.2.0, < 0.3
3+
pySVModel ~= 0.5
4+
pySystemRDLModel ~= 0.3

0 commit comments

Comments
 (0)