Skip to content

Verilog needs library, and include file information #63

@RasmusGOlsen

Description

@RasmusGOlsen

The VerilogSourceFile and SystemVerilogSourceFile need a library attribute, the same as in the VHDLSourceFile. Could you add this to the HDLSourceFile class and remove it from the VHDLSourceFile class? This way, the VerilogSourceFile and SystemVerilogSourceFile will also inherit the library attribute. When you have the Verilog version it is also not necessary to have both a VerilogSourceFile and SystemVerilogSourceFile class. There needs to be either a Verilog include attribute or a VerilogIncludeFile class to handle Verilog include files.

class HDLIncludeFile(SourceFile):
    pass

class VerilogIncludeFile(HDLIncludeFile, HumanReadableContent):
    pass

class HDLSourceFile(SourceFile):
    _library: HDLLibrary

class VHDLSourceFile(HDLSourceFile, HumanReadableContent):
    _version: VHDLVersion

class VerilogSourceFile(HDLSourceFile, HumanReadableContent):
    _version: VerilogVersion

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions