Skip to content

Commit 6ec72c0

Browse files
committed
set PLLI2SM and plli2s_src f423
1 parent ce04cf8 commit 6ec72c0

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

embassy-stm32/src/rcc/f247.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -414,9 +414,9 @@ fn init_pll(instance: PllInstance, config: Option<Pll>, input: &PllInput) -> Pll
414414
}),
415415
#[cfg(any(all(stm32f4, not(stm32f410)), stm32f7))]
416416
PllInstance::Plli2s => RCC.plli2scfgr().write(|w| {
417-
#[cfg(any(stm32f411, stm32f412, stm32f413, stm32f446))]
417+
#[cfg(any(stm32f411, stm32f412, stm32f413, stm32f423, stm32f446))]
418418
w.set_pllm(pll.prediv);
419-
#[cfg(any(stm32f412, stm32f413))]
419+
#[cfg(any(stm32f412, stm32f413, stm32f423))]
420420
w.set_pllsrc(input.source);
421421

422422
write_fields!(w);

0 commit comments

Comments
 (0)