Skip to content

Commit 1efd921

Browse files
authored
Merge pull request #11 from xoviat/build
include lib file
2 parents e8f9db4 + 5292122 commit 1efd921

File tree

2 files changed

+5
-44
lines changed

2 files changed

+5
-44
lines changed

stm32-bindings-gen/res/Cargo.toml

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "stm32-bindings"
3-
version = "0.1.0"
3+
version = "0.1.1"
44
edition = "2024"
55
license = "MIT OR Apache-2.0"
66
repository = "https://github.com/embassy-rs/stm32-data"
@@ -10,6 +10,8 @@ description = "Peripheral Access Crate (PAC) for all STM32 chips, including meta
1010
include = [
1111
"**/*.rs",
1212
"**/*.x",
13+
"**/*.a",
14+
"**/*.lib",
1315
"Cargo.toml",
1416
"README.md",
1517
]

stm32-bindings-gen/res/README.md

Lines changed: 2 additions & 43 deletions
Original file line numberDiff line numberDiff line change
@@ -1,44 +1,3 @@
1-
# stm32-metapac
1+
# stm32-bindings
22

3-
This is a [Peripheral Access Crate](https://rust-embedded.github.io/book/start/registers.html) for STMicroelectronics STM32 microcontrollers.
4-
5-
This crate has been automatically generated based on data in the [`stm32-data` project](https://github.com/embassy-rs/stm32-data), and is used for the [`embassy-stm32`](github.com/embassy-rs/embassy/) Rust Hardware Abstraction Layer (HAL) for the STM32 microcontrollers.
6-
7-
## Metadata
8-
9-
This PAC additionally exports "metadata" about the chips. To use it, enable the `metadata` feature and access it at `stm32_metapac::METADATA`. It is intended to be consumed from `build.rs` scripts or code-generation tools running on PCs, not from the firmware itself.
10-
11-
The metadata includes the following info:
12-
13-
- Memory maps for RAM, flash.
14-
- Interrupts
15-
- GPIO Alternate Function mappings
16-
- Interrupt -> peripheral mappings
17-
- DMA channel -> peripehral mappings
18-
- RCC clock tree information for each peripheral (what clocks does it receive, which RCC registers to poke to enable, reset, or choose the clock)
19-
20-
## Supported chips
21-
22-
This PAC aims to support all STM32 chip families:
23-
24-
- STM32F0
25-
- STM32F1
26-
- STM32F2
27-
- STM32F3
28-
- STM32F4
29-
- STM32F7
30-
- STM32C0
31-
- STM32G0
32-
- STM32G4
33-
- STM32H5
34-
- STM32H7
35-
- STM32H7RS
36-
- STM32L0
37-
- STM32L1
38-
- STM32L4
39-
- STM32L5
40-
- STM32U0
41-
- STM32U5
42-
- STM32WB
43-
- STM32WBA
44-
- STM32WL
3+
Generation of bindings for ST middleware packages.

0 commit comments

Comments
 (0)