Skip to content

Commit 028b890

Browse files
committed
add RAM for STM32N6
1 parent 667b266 commit 028b890

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

stm32-data-gen/src/memory.rs

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -353,6 +353,8 @@ static MEMS: RegexMap<&[&[Mem]]> = RegexMap::new(&[
353353
mem!(BANK_1 { 0x08000000 512 }, SRAM { 0x20000000 256 }),
354354
mem!(BANK_1 { 0x08000000 256 }, BANK_2 { 0x08040000 256 }, SRAM { 0x20000000 256 }),
355355
]),
356+
// N6
357+
("STM32N6...0", &[mem!(FLEXRAM {0x24000000 400}, AXISRAM { 0x24064000 624 }, AXISRAM2 { 0x24100000 1024 }, AXISRAM3 {0x24200000 448}, AXISRAM4 {0x24270000 448}, AXISRAM5 {0x242E0000 448}, AXISRAM6 {0x24350000 448}, NPURAM {0x243C0000 256}, VENCRAM {0x24400000 128})]),
356358
// U0
357359
("STM32U031.4", &[mem!(BANK_1 { 0x08000000 16 }, SRAM { 0x20000000 12 }, OTP { 0x1fff6800 1 })]),
358360
("STM32U031.6", &[mem!(BANK_1 { 0x08000000 32 }, SRAM { 0x20000000 12 }, OTP { 0x1fff6800 1 })]),

0 commit comments

Comments
 (0)