Skip to content

Commit cd0bbb2

Browse files
okhsunrogДанила Горнушко
authored andcommitted
fixed a typo
1 parent 7251801 commit cd0bbb2

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

stm32-data-gen/src/memory.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -295,7 +295,7 @@ static MEMS: RegexMap<&[&[Mem]]> = RegexMap::new(&[
295295
]),
296296
("STM32L4[RS]..I", &[
297297
mem!(BANK_1 { 0x08000000 2048 }, SRAM { 0x20000000 640 }),
298-
mem!(BANK_1 { 0x08000000 1024 }, BANK_2 { 0x08100000 10024 }, SRAM { 0x20000000 640 })
298+
mem!(BANK_1 { 0x08000000 1024 }, BANK_2 { 0x08100000 1024 }, SRAM { 0x20000000 640 })
299299
]),
300300
// L5
301301
("STM32L5...C", &[mem!(BANK_1 { 0x08000000 256 }, SRAM { 0x20000000 256 })]),

0 commit comments

Comments
 (0)