Skip to content

Commit 33633a5

Browse files
fix(esp_common): Fix DRAM_DMA_ALIGNED_ATTR for P4
1 parent 4fd84d4 commit 33633a5

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

components/esp_common/include/esp_attr.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11

22
/*
3-
* SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
3+
* SPDX-FileCopyrightText: 2015-2025 Espressif Systems (Shanghai) CO LTD
44
*
55
* SPDX-License-Identifier: Apache-2.0
66
*/
@@ -61,7 +61,7 @@ extern "C" {
6161
#define DMA_ATTR WORD_ALIGNED_ATTR DRAM_ATTR
6262

6363
//Force data to be placed in DRAM and aligned according to DMA and cache's requirement
64-
#if SOC_CACHE_INTERNAL_MEM_VIA_L1CACHE
64+
#if CONFIG_SOC_CACHE_INTERNAL_MEM_VIA_L1CACHE
6565
#define DRAM_DMA_ALIGNED_ATTR __attribute__((aligned(CONFIG_CACHE_L1_CACHE_LINE_SIZE))) DRAM_ATTR
6666
#else
6767
#define DRAM_DMA_ALIGNED_ATTR WORD_ALIGNED_ATTR DRAM_ATTR

0 commit comments

Comments
 (0)