Skip to content

Commit 36335e3

Browse files
KainarxKainarx
committed
Merge branch 'feat/h4_introduce_step2_2' into 'master'
feat(esp32h4): add soc register header files (stage 3/8, part 2/3) See merge request espressif/esp-idf!37030
2 parents 7e93f4b + d68fcf1 commit 36335e3

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

50 files changed

+56340
-0
lines changed

‎components/soc/esp32h4/include/soc/gpio_sig_map.h‎

Lines changed: 326 additions & 0 deletions
Large diffs are not rendered by default.

‎components/soc/esp32h4/include/soc/interrupts.h‎

Lines changed: 116 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,116 @@
1+
/*
2+
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#pragma once
8+
9+
#include <stdint.h>
10+
11+
#ifdef __cplusplus
12+
extern "C"
13+
{
14+
#endif
15+
16+
//Interrupt hardware source table
17+
//This table is decided by hardware, don't touch this.
18+
typedef enum {
19+
ETS_WIFI_MAC_INTR_SOURCE,
20+
ETS_WIFI_MAC_NMI_SOURCE,
21+
ETS_WIFI_PWR_INTR_SOURCE,
22+
ETS_WIFI_BB_INTR_SOURCE,
23+
ETS_BT_MAC_INTR_SOURCE,
24+
ETS_BT_BB_INTR_SOURCE,
25+
ETS_BT_BB_NMI_SOURCE,
26+
ETS_LP_TIMER_INTR_SOURCE,
27+
ETS_COEX_INTR_SOURCE,
28+
ETS_BLE_TIMER_INTR_SOURCE,
29+
ETS_BLE_SEC_INTR_SOURCE,
30+
ETS_I2C_MST_INTR_SOURCE,
31+
ETS_ZB_MAC_INTR_SOURCE,
32+
ETS_MODEM_APB_TIMEOUT_INTR_SOURCE,
33+
ETS_BT_MAC_INT1_SOURCE,
34+
ETS_PMU_INTR_SOURCE,
35+
ETS_EFUSE_INTR_SOURCE,
36+
ETS_LP_RTC_TIMER_INTR_SOURCE,
37+
ETS_LP_RTC_BLE_TIMER_INTR_SOURCE,
38+
ETS_LP_WDT_INTR_SOURCE,
39+
ETS_TOUCH_INTR_SOURCE,
40+
ETS_HUK_INTR_SOURCE,
41+
ETS_CPU_INTR_FROM_CPU_0_SOURCE,
42+
ETS_CPU_INTR_FROM_CPU_1_SOURCE,
43+
ETS_CPU_INTR_FROM_CPU_2_SOURCE,
44+
ETS_CPU_INTR_FROM_CPU_3_SOURCE,
45+
ETS_BUS_MONITOR_INTR_SOURCE,
46+
ETS_CORE0_TRACE_INTR_SOURCE,
47+
ETS_CORE1_TRACE_INTR_SOURCE,
48+
ETS_CACHE_INTR_SOURCE,
49+
ETS_CPU_PERI_TIMEOUT_INTR_SOURCE,
50+
ETS_GPIO_INTERRUPT_PRO_SOURCE,
51+
ETS_GPIO_INTERRUPT_2_SOURCE,
52+
ETS_PAU_INTR_SOURCE,
53+
ETS_HP_PERI_TIMEOUT_INTR_SOURCE,
54+
ETS_HP_APM_M0_INTR_SOURCE,
55+
ETS_HP_APM_M1_INTR_SOURCE,
56+
ETS_HP_APM_M2_INTR_SOURCE,
57+
ETS_HP_APM_M3_INTR_SOURCE,
58+
ETS_HP_APM_M4_INTR_SOURCE,
59+
ETS_CPU_APM_M0_INTR_SOURCE,
60+
ETS_CPU_APM_M1_INTR_SOURCE,
61+
ETS_CPU_APM_M2_INTR_SOURCE,
62+
ETS_CPU_APM_M3_INTR_SOURCE,
63+
ETS_MSPI_INTR_SOURCE,
64+
ETS_I2S_INTR_SOURCE,
65+
ETS_UHCI0_INTR_SOURCE,
66+
ETS_UART0_INTR_SOURCE,
67+
ETS_UART1_INTR_SOURCE,
68+
ETS_LEDC_INTR_SOURCE,
69+
ETS_TWAI0_INTR_SOURCE,
70+
ETS_TWAI0_TIMER_INTR_SOURCE,
71+
ETS_USB_SERIAL_JTAG_INTR_SOURCE,
72+
ETS_RMT_INTR_SOURCE,
73+
ETS_I2C_EXT0_INTR_SOURCE,
74+
ETS_I2C_EXT1_INTR_SOURCE,
75+
ETS_TG0_T0_INTR_SOURCE,
76+
ETS_TG0_WDT_INTR_SOURCE,
77+
ETS_TG1_T0_INTR_SOURCE,
78+
ETS_TG1_WDT_INTR_SOURCE,
79+
ETS_SYSTIMER_TARGET0_INTR_SOURCE,
80+
ETS_SYSTIMER_TARGET1_INTR_SOURCE,
81+
ETS_SYSTIMER_TARGET2_INTR_SOURCE,
82+
ETS_APB_ADC_INTR_SOURCE,
83+
ETS_PWM0_INTR_SOURCE,
84+
ETS_PWM1_INTR_SOURCE,
85+
ETS_PCNT_INTR_SOURCE,
86+
ETS_PARL_IO_TX_INTR_SOURCE,
87+
ETS_PARL_IO_RX_INTR_SOURCE,
88+
ETS_USB_OTG11_INTR_SOURCE,
89+
ETS_ASRC_CHNL0_INTR_SOURCE,
90+
ETS_ASRC_CHNL1_INTR_SOURCE,
91+
ETS_ZERO_DET_INTR_SOURCE,
92+
ETS_DMA_IN_CH0_INTR_SOURCE,
93+
ETS_DMA_IN_CH1_INTR_SOURCE,
94+
ETS_DMA_IN_CH2_INTR_SOURCE,
95+
ETS_DMA_IN_CH3_INTR_SOURCE,
96+
ETS_DMA_IN_CH4_INTR_SOURCE,
97+
ETS_DMA_OUT_CH0_INTR_SOURCE,
98+
ETS_DMA_OUT_CH1_INTR_SOURCE,
99+
ETS_DMA_OUT_CH2_INTR_SOURCE,
100+
ETS_DMA_OUT_CH3_INTR_SOURCE,
101+
ETS_DMA_OUT_CH4_INTR_SOURCE,
102+
ETS_GPSPI2_INTR_SOURCE,
103+
ETS_GPSPI3_INTR_SOURCE,
104+
ETS_AES_INTR_SOURCE,
105+
ETS_SHA_INTR_SOURCE,
106+
ETS_ECC_INTR_SOURCE,
107+
ETS_ECDSA_INTR_SOURCE,
108+
ETS_KM_INTR_SOURCE,
109+
ETS_MAX_INTR_SOURCE,
110+
} periph_interrput_t;
111+
112+
extern const char * const esp_isr_names[ETS_MAX_INTR_SOURCE];
113+
114+
#ifdef __cplusplus
115+
}
116+
#endif

‎components/soc/esp32h4/include/soc/pmu_icg_mapping.h‎

Lines changed: 67 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,67 @@
1+
/*
2+
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#pragma once
8+
9+
#define PMU_ICG_APB_ENA_SEC 0
10+
#define PMU_ICG_APB_ENA_GDMA 1
11+
#define PMU_ICG_APB_ENA_SPI2 2
12+
#define PMU_ICG_APB_ENA_INTMTX 3
13+
#define PMU_ICG_APB_ENA_I2S 4
14+
#define PMU_ICG_APB_ENA_MSPI 5
15+
#define PMU_ICG_APB_ENA_UART0 6
16+
#define PMU_ICG_APB_ENA_UART1 7
17+
#define PMU_ICG_APB_ENA_UHCI 8
18+
#define PMU_ICG_APB_ENA_SARADC 9
19+
#define PMU_ICG_APB_ENA_TG0 11
20+
#define PMU_ICG_APB_ENA_TG1 12
21+
#define PMU_ICG_APB_ENA_I2C 13
22+
#define PMU_ICG_APB_ENA_LEDC 14
23+
#define PMU_ICG_APB_ENA_RMT 15
24+
#define PMU_ICG_APB_ENA_SYSTIMER 16
25+
#define PMU_ICG_APB_ENA_USB_DEVICE 17
26+
#define PMU_ICG_APB_ENA_TWAI0 18
27+
#define PMU_ICG_APB_ENA_TWAI1 19
28+
#define PMU_ICG_APB_ENA_PCNT 20
29+
#define PMU_ICG_APB_ENA_PWM 21
30+
#define PMU_ICG_APB_ENA_SOC_ETM 22
31+
#define PMU_ICG_APB_ENA_PARL 23
32+
#define PMU_ICG_APB_ENA_REGDMA 24
33+
#define PMU_ICG_APB_ENA_MEM_MONITOR 25
34+
#define PMU_ICG_APB_ENA_IOMUX 26
35+
#define PMU_ICG_APB_ENA_PVT_MONITOR 27
36+
#define PMU_ICG_FUNC_ENA_GDMA 0
37+
#define PMU_ICG_FUNC_ENA_SPI2 1
38+
#define PMU_ICG_FUNC_ENA_I2S_RX 2
39+
#define PMU_ICG_FUNC_ENA_UART0 3
40+
#define PMU_ICG_FUNC_ENA_UART1 4
41+
#define PMU_ICG_FUNC_ENA_UHCI 5
42+
#define PMU_ICG_FUNC_ENA_USB_DEVICE 6
43+
#define PMU_ICG_FUNC_ENA_I2S_TX 7
44+
#define PMU_ICG_FUNC_ENA_REGDMA 8
45+
#define PMU_ICG_FUNC_ENA_RETENTION 9
46+
#define PMU_ICG_FUNC_ENA_MEM_MONITOR 10
47+
#define PMU_ICG_FUNC_ENA_SDIO_SLAVE 11
48+
#define PMU_ICG_FUNC_ENA_TSENS 12
49+
#define PMU_ICG_FUNC_ENA_TG1 13
50+
#define PMU_ICG_FUNC_ENA_TG0 14
51+
#define PMU_ICG_FUNC_ENA_HPBUS 15
52+
#define PMU_ICG_FUNC_ENA_SOC_ETM 16
53+
#define PMU_ICG_FUNC_ENA_HPCORE 17
54+
#define PMU_ICG_FUNC_ENA_SYSTIMER 18
55+
#define PMU_ICG_FUNC_ENA_SEC 19
56+
#define PMU_ICG_FUNC_ENA_SARADC 20
57+
#define PMU_ICG_FUNC_ENA_RMT 21
58+
#define PMU_ICG_FUNC_ENA_PWM 22
59+
#define PMU_ICG_FUNC_ENA_PVT_MONITOR 23
60+
#define PMU_ICG_FUNC_ENA_PARL_TX 24
61+
#define PMU_ICG_FUNC_ENA_PARL_RX 25
62+
#define PMU_ICG_FUNC_ENA_MSPI 26
63+
#define PMU_ICG_FUNC_ENA_LEDC 27
64+
#define PMU_ICG_FUNC_ENA_IOMUX 28
65+
#define PMU_ICG_FUNC_ENA_I2C 29
66+
#define PMU_ICG_FUNC_ENA_TWAI1 30
67+
#define PMU_ICG_FUNC_ENA_TWAI0 31

‎components/soc/esp32h4/include/soc/reg_base.h‎

Lines changed: 79 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,79 @@
1+
/*
2+
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#pragma once
8+
9+
#define DR_REG_TRACE0_BASE 0x60000000
10+
#define DR_REG_TRACE1_BASE 0x60001000
11+
#define DR_REG_ASSIST_DEBUG_BASE 0x60002000
12+
#define DR_REG_INTPRI_BASE 0x60005000
13+
#define DR_REG_CACHE_BASE 0x60008000
14+
#define DR_REG_GPSPI2_BASE 0x60010000
15+
#define DR_REG_GPSPI3_BASE 0x60011000
16+
#define DR_REG_UART0_BASE 0x60012000
17+
#define DR_REG_UART1_BASE 0x60013000
18+
#define DR_REG_UHCI0_BASE 0x60014000
19+
#define DR_REG_I2C0_BASE 0x60015000
20+
#define DR_REG_I2C1_BASE 0x60016000
21+
#define DR_REG_I2S0_BASE 0x60017000
22+
#define DR_REG_PARL_IO_BASE 0x60018000
23+
#define DR_REG_MCPWM0_BASE 0x60019000
24+
#define DR_REG_MCPWM1_BASE 0x6001A000
25+
#define DR_REG_LEDC_BASE 0x6001B000
26+
#define DR_REG_TWAIFD_BASE 0x6001C000
27+
#define DR_REG_USB_SERIAL_JTAG_BASE 0x6001D000
28+
#define DR_REG_RMT_BASE 0x6001E000
29+
#define DR_REG_AHB_DMA_BASE 0x6001F000
30+
#define DR_REG_PAU_BASE 0x60020000
31+
#define DR_REG_SOC_ETM_BASE 0x60021000
32+
#define DR_REG_APB_SARADC_BASE 0x60022000
33+
#define DR_REG_SYSTIMER_BASE 0x60023000
34+
#define DR_REG_MEM_MONITOR_BASE 0x60025000
35+
#define DR_REG_PVT_BASE 0x60026000
36+
#define DR_REG_PCNT_BASE 0x60027000
37+
#define DR_REG_SAMPLE_RATE_CONVERTER_BASE 0x60028000
38+
#define DR_REG_ZERO_DET_BASE 0x60029000
39+
#define DR_REG_USB_OTG_FS_CORE0_BASE 0x60040000
40+
#define DR_REG_USB_OTG_FS_CORE1_BASE 0x6007F000
41+
#define DR_REG_USB_OTG_FS_PHY_BASE 0x60080000
42+
#define DR_REG_TIMERG0_BASE 0x60090000
43+
#define DR_REG_TIMERG1_BASE 0x60091000
44+
#define DR_REG_IO_MUX_BASE 0x60092000
45+
#define DR_REG_GPIO_BASE 0x60093000
46+
#define DR_REG_GPIO_EXT_BASE 0x60093E00
47+
#define DR_REG_PCR_BASE 0x60094000
48+
#define DR_REG_SPIMEM0_BASE 0x60098000
49+
#define DR_REG_SPIMEM1_BASE 0x60099000
50+
#define DR_REG_INTMTX0_BASE 0x6009A000
51+
#define DR_REG_INTMTX1_BASE 0x6009B000
52+
#define DR_REG_HP_SYSTEM_BASE 0x6009C000
53+
#define DR_REG_HP_APM_BASE 0x6009D000
54+
#define DR_REG_CPU_APM_REG_BASE 0x6009E000
55+
#define DR_REG_TEE_BASE 0x6009F000
56+
#define DR_REG_KEYMNG_BASE 0x600A5000
57+
#define DR_REG_AES_BASE 0x600A6000
58+
#define DR_REG_SHA_BASE 0x600A7000
59+
#define DR_REG_ECC_BASE 0x600A8000
60+
#define DR_REG_HMAC_BASE 0x600A9000
61+
#define DR_REG_ECDSA_BASE 0x600AA000
62+
#define DR_REG_HUK_BASE 0x600B1000
63+
#define DR_REG_LP_TEE_BASE 0x600B1400
64+
#define DR_REG_EFUSE_BASE 0x600B1800
65+
#define DR_REG_OTP_DEBUG_BASE 0x600B1C00
66+
#define DR_REG_TRNG_BASE 0x600B2000
67+
#define DR_REG_PMU_BASE 0x600B2400
68+
#define DR_REG_LP_AON_BASE 0x600B2800
69+
#define DR_REG_LP_ANA_PERI_BASE 0x600B2C00
70+
#define DR_REG_LP_CLKRST_BASE 0x600B3000
71+
#define DR_REG_LPPERI_BASE 0x600B3400
72+
#define DR_REG_LP_IO_MUX_BASE 0x600B3800
73+
#define DR_REG_LP_GPIO_BASE 0x600B3C00
74+
#define DR_REG_LP_TIMER_BASE 0x600B5000
75+
#define DR_REG_LP_WDT_BASE 0x600B5400
76+
#define DR_REG_TOUCH_SENS_BASE 0x600B5800
77+
#define DR_REG_TOUCH_AON_BASE 0x600B5C00
78+
79+
#define DR_REG_I2C_ANA_MST_BASE 0x600AF800 // TODO: [ESP32H4] IDF-12315 inherit from verify code, need check

0 commit comments

Comments
 (0)