@@ -4,36 +4,46 @@ if(${target} STREQUAL "linux")
44 return () # This component is not supported by the POSIX/Linux simulator
55endif ()
66
7- set (srcs "src/core_dump_init.c"
8- "src/core_dump_common.c"
9- "src/core_dump_flash.c"
10- "src/core_dump_uart.c"
11- "src/core_dump_elf.c"
12- "src/core_dump_sha.c" )
7+ set (srcs "" )
8+ set (includes "" )
9+ set (priv_includes "" )
10+ set (priv_requires
11+ esp_partition spi_flash bootloader_support mbedtls esp_rom soc esp_system esp_driver_gpio esp_app_format)
1312
14- set (includes "include" )
15- set (priv_includes "include_core_dump" )
13+ if (CONFIG_ESP_COREDUMP_ENABLE)
14+ list (APPEND srcs "src/core_dump_init.c"
15+ "src/core_dump_common.c"
16+ "src/core_dump_elf.c"
17+ "src/core_dump_sha.c" )
1618
17- idf_build_get_property(target IDF_TARGET)
19+ if (CONFIG_ESP_COREDUMP_ENABLE_TO_UART)
20+ list (APPEND srcs "src/core_dump_uart.c" )
21+ elseif (CONFIG_ESP_COREDUMP_ENABLE_TO_FLASH)
22+ list (APPEND srcs "src/core_dump_flash.c" )
23+ endif ()
1824
19- if (CONFIG_IDF_TARGET_ARCH_XTENSA)
20- list (APPEND srcs "src/port/xtensa/core_dump_port.c" )
21- list (APPEND includes "include/port/xtensa" )
22- list (APPEND priv_includes "include_core_dump/port/xtensa" )
23- elseif (CONFIG_IDF_TARGET_ARCH_RISCV)
24- list (APPEND srcs "src/port/riscv/core_dump_port.c" )
25- list (APPEND includes "include/port/riscv" )
26- list (APPEND priv_includes "include_core_dump/port/riscv" )
27- endif ()
25+ list (APPEND includes "include" )
26+ list (APPEND priv_includes "include_core_dump" )
2827
29- idf_component_register(SRCS ${srcs}
30- INCLUDE_DIRS ${includes}
31- PRIV_INCLUDE_DIRS ${priv_includes}
32- LDFRAGMENTS linker.lf
33- PRIV_REQUIRES esp_partition spi_flash bootloader_support mbedtls esp_rom soc esp_system
34- esp_driver_gpio
35- )
28+ if (CONFIG_IDF_TARGET_ARCH_XTENSA)
29+ list (APPEND srcs "src/port/xtensa/core_dump_port.c" )
30+ list (APPEND includes "include/port/xtensa" )
31+ list (APPEND priv_includes "include_core_dump/port/xtensa" )
32+ elseif (CONFIG_IDF_TARGET_ARCH_RISCV)
33+ list (APPEND srcs "src/port/riscv/core_dump_port.c" )
34+ list (APPEND includes "include/port/riscv" )
35+ list (APPEND priv_includes "include_core_dump/port/riscv" )
36+ endif ()
37+
38+ idf_component_register(SRCS ${srcs}
39+ INCLUDE_DIRS ${includes}
40+ PRIV_INCLUDE_DIRS ${priv_includes}
41+ LDFRAGMENTS linker.lf
42+ PRIV_REQUIRES ${priv_requires}
43+ )
3644
3745# make sure 'core_dump_init' object file is considered by the linker
3846target_link_libraries (${COMPONENT_LIB} INTERFACE "-u esp_system_include_coredump_init" )
39- target_link_libraries (${COMPONENT_LIB} PRIVATE idf::esp_app_format)
47+ else ()
48+ idf_component_register(PRIV_REQUIRES ${priv_requires} )
49+ endif ()
0 commit comments