Skip to content

Commit 9af60ff

Browse files
committed
change(sysview): set default core name as core0
1 parent a6ad633 commit 9af60ff

File tree

1 file changed

+2
-6
lines changed

1 file changed

+2
-6
lines changed

components/app_trace/sys_view/Sample/FreeRTOSV10.4/Config/esp/SEGGER_SYSVIEW_Config_FreeRTOS.c

Lines changed: 2 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@
33
*
44
* SPDX-License-Identifier: BSD-1-Clause
55
*
6-
* SPDX-FileContributor: 2017-2024 Espressif Systems (Shanghai) CO LTD
6+
* SPDX-FileContributor: 2017-2025 Espressif Systems (Shanghai) CO LTD
77
*/
88
/*********************************************************************
99
* SEGGER Microcontroller GmbH *
@@ -84,11 +84,7 @@ extern const SEGGER_SYSVIEW_OS_API SYSVIEW_X_OS_TraceAPI;
8484
// The target device name
8585
#define SYSVIEW_DEVICE_NAME CONFIG_IDF_TARGET
8686
// The target core name
87-
#if CONFIG_IDF_TARGET_ARCH_XTENSA
88-
#define SYSVIEW_CORE_NAME "xtensa"
89-
#elif CONFIG_IDF_TARGET_ARCH_RISCV
90-
#define SYSVIEW_CORE_NAME "riscv"
91-
#endif
87+
#define SYSVIEW_CORE_NAME "core0" // In dual core, this will be renamed by OpenOCD as core1
9288

9389
// Determine which timer to use as timestamp source
9490
#if CONFIG_APPTRACE_SV_TS_SOURCE_CCOUNT

0 commit comments

Comments
 (0)