File tree Expand file tree Collapse file tree 2 files changed +2
-4
lines changed
components/esp_hw_support/lowpower/port Expand file tree Collapse file tree 2 files changed +2
-4
lines changed Original file line number Diff line number Diff line change @@ -103,7 +103,8 @@ static void * cpu_domain_dev_sleep_frame_alloc_and_init(const cpu_domain_dev_reg
103103static inline void * cpu_domain_cache_config_sleep_frame_alloc_and_init (void )
104104{
105105 const static cpu_domain_dev_regs_region_t regions [] = {
106- { .start = CACHE_L1_ICACHE_CTRL_REG , .end = CACHE_L1_BYPASS_CACHE_CONF_REG + 4 }
106+ { .start = CACHE_L1_ICACHE_CTRL_REG , .end = CACHE_L1_BYPASS_CACHE_CONF_REG + 4 },
107+ { .start = CACHE_L1_CACHE_AUTOLOAD_CTRL_REG , .end = CACHE_L1_CACHE_AUTOLOAD_SCT1_SIZE_REG + 4 },
107108 };
108109 return cpu_domain_dev_sleep_frame_alloc_and_init (regions , sizeof (regions ) / sizeof (regions [0 ]));
109110}
Original file line number Diff line number Diff line change @@ -104,9 +104,6 @@ static inline void * cpu_domain_cache_config_sleep_frame_alloc_and_init(void)
104104{
105105 const static cpu_domain_dev_regs_region_t regions [] = {
106106 { .start = CACHE_L1_CACHE_CTRL_REG , .end = CACHE_L1_CACHE_CTRL_REG + 4 },
107- { .start = CACHE_L1_CACHE_WRAP_AROUND_CTRL_REG , .end = CACHE_L1_CACHE_TAG_MEM_ACS_CONF_REG + 4 },
108- { .start = CACHE_L1_CACHE_PRELOCK_CONF_REG , .end = CACHE_SYNC_SIZE_REG + 4 },
109- { .start = CACHE_L1_CACHE_PRELOAD_CTRL_REG , .end = CACHE_L1_DCACHE_PRELOAD_SIZE_REG + 4 },
110107 { .start = CACHE_L1_CACHE_AUTOLOAD_CTRL_REG , .end = CACHE_L1_CACHE_AUTOLOAD_SCT1_SIZE_REG + 4 },
111108 };
112109 return cpu_domain_dev_sleep_frame_alloc_and_init (regions , sizeof (regions ) / sizeof (regions [0 ]));
You can’t perform that action at this time.
0 commit comments