Skip to content

Commit d9c15bb

Browse files
10086loutianhaoespressif-bot
authored andcommitted
fix(ci): some actions taken to pass CI
1 parent d70f24e commit d9c15bb

File tree

6 files changed

+8
-7
lines changed

6 files changed

+8
-7
lines changed
Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,2 @@
1-
| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-C5 | ESP32-C6 | ESP32-H2 | ESP32-P4 | ESP32-S2 | ESP32-S3 |
2-
| ----------------- | ----- | -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
1+
| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-C5 | ESP32-C6 | ESP32-C61 | ESP32-H2 | ESP32-P4 | ESP32-S2 | ESP32-S3 |
2+
| ----------------- | ----- | -------- | -------- | -------- | -------- | --------- | -------- | -------- | -------- | -------- |

components/esp_system/port/cpu_start.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -751,7 +751,7 @@ void IRAM_ATTR call_start_cpu0(void)
751751
#endif
752752
#endif
753753

754-
#if SOC_DEEP_SLEEP_SUPPORTED //TODO: IDF-9245
754+
#if SOC_DEEP_SLEEP_SUPPORTED
755755
// Need to unhold the IOs that were hold right before entering deep sleep, which are used as wakeup pins
756756
if (rst_reas[0] == RESET_REASON_CORE_DEEP_SLEEP) {
757757
esp_deep_sleep_wakeup_io_reset();

components/hal/esp32c61/modem_clock_hal.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -59,7 +59,7 @@ void IRAM_ATTR modem_clock_hal_set_clock_domain_icg_bitmap(modem_clock_hal_conte
5959
}
6060
}
6161

62-
uint32_t modem_clock_hal_get_clock_domain_icg_bitmap(modem_clock_hal_context_t *hal, modem_clock_domain_t domain)
62+
uint32_t IRAM_ATTR modem_clock_hal_get_clock_domain_icg_bitmap(modem_clock_hal_context_t *hal, modem_clock_domain_t domain)
6363
{
6464
HAL_ASSERT(domain < MODEM_CLOCK_DOMAIN_MAX);
6565
uint32_t bitmap = 0;

components/soc/esp32c61/include/soc/soc_caps.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -180,7 +180,7 @@
180180
#define SOC_GPIO_OUT_RANGE_MAX 21
181181

182182
// GPIO0~6 on ESP32C61 can support chip deep sleep wakeup
183-
#define SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP (1) //TODO: IDF-9245
183+
#define SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP (1)
184184
#define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5 | BIT6)
185185
#define SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT (7)
186186

examples/system/.build-test-rules.yml

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -32,9 +32,9 @@ examples/system/deep_sleep:
3232

3333
examples/system/deep_sleep_wake_stub:
3434
disable:
35-
- if: IDF_TARGET in ["esp32c2", "esp32p4", "esp32c61"]
35+
- if: ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB != 1
3636
temporary: true
37-
reason: target(s) is not supported yet # TODO: [esp32c61] IDF-9245
37+
reason: target(s) is not supported yet
3838

3939
examples/system/efuse:
4040
enable:

examples/system/deep_sleep/pytest_deep_sleep.py

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -20,6 +20,7 @@
2020
pytest.mark.esp32c3,
2121
pytest.mark.esp32c5,
2222
pytest.mark.esp32c6,
23+
pytest.mark.esp32c61,
2324
pytest.mark.esp32h2,
2425
pytest.mark.esp32p4,
2526
pytest.mark.esp32c2,

0 commit comments

Comments
 (0)