Skip to content

Commit 3956f7d

Browse files
committed
Merge branch 'refactor/use_zero_as_default_dphy_clk_src' into 'master'
fix: update phy_clk_src default value to 0 across multiple LCD components See merge request ae_group/esp-iot-solution!1377
2 parents 15c264b + dc34674 commit 3956f7d

File tree

28 files changed

+69
-21
lines changed

28 files changed

+69
-21
lines changed

components/display/lcd/esp_lcd_co5300/CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,11 @@
11
# ChangeLog
22

3+
## v1.0.1 - 2025-09-15
4+
5+
### Changes:
6+
7+
* Updated phy_clk_src default value from MIPI_DSI_PHY_CLK_SRC_DEFAULT to 0
8+
39
## v1.0.0 - 2025-07-16
410

511
### Enhancements:

components/display/lcd/esp_lcd_co5300/idf_component.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
version: "1.0.0"
1+
version: "1.0.1"
22
description: ESP LCD CO5300(SPI & QSPI & MIPI-DSI)
33
url: https://github.com/espressif/esp-iot-solution/tree/master/components/display/lcd/esp_lcd_co5300
44
repository: https://github.com/espressif/esp-iot-solution.git

components/display/lcd/esp_lcd_co5300/include/esp_lcd_co5300.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -140,7 +140,7 @@ esp_err_t esp_lcd_new_panel_co5300(const esp_lcd_panel_io_handle_t io, const esp
140140
{ \
141141
.bus_id = 0, \
142142
.num_data_lanes = 1, \
143-
.phy_clk_src = MIPI_DSI_PHY_CLK_SRC_DEFAULT, \
143+
.phy_clk_src = 0, \
144144
.lane_bit_rate_mbps = 480, \
145145
}
146146

components/display/lcd/esp_lcd_ek79007/CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,11 @@
11
# ChangeLog
22

3+
## v1.0.3 - 2025-09-15
4+
5+
### Changes:
6+
7+
* Updated phy_clk_src default value from MIPI_DSI_PHY_CLK_SRC_DEFAULT to 0
8+
39
## v1.0.2 - 2025-01-13
410

511
### bugfix:

components/display/lcd/esp_lcd_ek79007/idf_component.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
version: "1.0.2"
1+
version: "1.0.3"
22
targets:
33
- esp32p4
44
description: ESP LCD EK79007(MIPI-DSI)

components/display/lcd/esp_lcd_ek79007/include/esp_lcd_ek79007.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -71,8 +71,8 @@ esp_err_t esp_lcd_new_panel_ek79007(const esp_lcd_panel_io_handle_t io, const es
7171
{ \
7272
.bus_id = 0, \
7373
.num_data_lanes = 2, \
74-
.phy_clk_src = MIPI_DSI_PHY_CLK_SRC_DEFAULT, \
75-
.lane_bit_rate_mbps = 900, \
74+
.phy_clk_src = 0, \
75+
.lane_bit_rate_mbps = 900, \
7676
}
7777

7878
/**

components/display/lcd/esp_lcd_hx8399/CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,11 @@
11
# ChangeLog
22

3+
## v1.0.4 - 2025-09-15
4+
5+
### Changes:
6+
7+
* Updated phy_clk_src default value from MIPI_DSI_PHY_CLK_SRC_DEFAULT to 0
8+
39
## v1.0.3 - 2025-05-12
410

511
### bugfix:

components/display/lcd/esp_lcd_hx8399/idf_component.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
version: "1.0.3"
1+
version: "1.0.4"
22
targets:
33
- esp32p4
44
description: ESP LCD HX8399 (MIPI-DSI)

components/display/lcd/esp_lcd_hx8399/include/esp_lcd_hx8399.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -71,7 +71,7 @@ esp_err_t esp_lcd_new_panel_hx8399(const esp_lcd_panel_io_handle_t io, const esp
7171
{ \
7272
.bus_id = 0, \
7373
.num_data_lanes = 2, \
74-
.phy_clk_src = MIPI_DSI_PHY_CLK_SRC_DEFAULT, \
74+
.phy_clk_src = 0, \
7575
.lane_bit_rate_mbps = 950, \
7676
}
7777

components/display/lcd/esp_lcd_jd9165/CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,11 @@
11
# ChangeLog
22

3+
## v1.0.3 - 2025-09-15
4+
5+
### Changes:
6+
7+
* Updated phy_clk_src default value from MIPI_DSI_PHY_CLK_SRC_DEFAULT to 0
8+
39
## v1.0.2 - 2025-01-13
410

511
### bugfix:

0 commit comments

Comments
 (0)