You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3
+
*
4
+
* SPDX-License-Identifier: Apache-2.0 OR MIT
5
+
*/
6
+
7
+
#pragma once
8
+
9
+
#defineESP_ROM_HAS_CRC_LE (1) // ROM CRC library supports Little Endian
10
+
#defineESP_ROM_HAS_CRC_BE (1) // ROM CRC library supports Big Endian
11
+
#defineESP_ROM_HAS_MZ_CRC32 (1) // ROM has mz_crc32 function
12
+
#defineESP_ROM_HAS_JPEG_DECODE (1) // ROM has JPEG decode library
13
+
#defineESP_ROM_HAS_UART_BUF_SWITCH (1) // ROM has exported the uart buffer switch function
14
+
#defineESP_ROM_NEEDS_SWSETUP_WORKAROUND (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
15
+
#defineESP_ROM_HAS_NEWLIB (1) // ROM has newlib (at least parts of it) functions included
16
+
#defineESP_ROM_HAS_NEWLIB_NANO_FORMAT (1) // ROM has the newlib nano version of formatting functions
17
+
#defineESP_ROM_HAS_NEWLIB_32BIT_TIME (1) // ROM was compiled with 32 bit time_t
18
+
#defineESP_ROM_HAS_SW_FLOAT (1) // ROM has libgcc software floating point emulation functions
19
+
#defineESP_ROM_USB_OTG_NUM (-1) // No USB_OTG CDC in the ROM, set -1 for Kconfig usage.
20
+
#defineESP_ROM_USB_SERIAL_DEVICE_NUM (-1) // No USB_SERIAL_JTAG in the ROM, set -1 for Kconfig usage.
21
+
#defineESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB (1) // ROM supports the HP core to jump to the RTC memory to execute stub code after waking up from deepsleep.
22
+
#defineESP_ROM_HAS_OUTPUT_PUTC_FUNC (1) // ROM has esp_rom_output_putc (or ets_write_char_uart)
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
3
+
*
4
+
* SPDX-License-Identifier: Apache-2.0 OR MIT
5
+
*/
6
+
7
+
#pragma once
8
+
9
+
#defineESP_ROM_HAS_CRC_LE (1) // ROM CRC library supports Little Endian
10
+
#defineESP_ROM_HAS_CRC_BE (1) // ROM CRC library supports Big Endian
11
+
#defineESP_ROM_HAS_MZ_CRC32 (1) // ROM has mz_crc32 function
12
+
#defineESP_ROM_HAS_JPEG_DECODE (1) // ROM has JPEG decode library
13
+
#defineESP_ROM_UART_CLK_IS_XTAL (1) // UART clock source is selected to XTAL in ROM
14
+
#defineESP_ROM_USB_SERIAL_DEVICE_NUM (3) // UART uses USB_SERIAL_JTAG port in ROM.
15
+
#defineESP_ROM_HAS_RETARGETABLE_LOCKING (1) // ROM was built with retargetable locking
16
+
#defineESP_ROM_HAS_ERASE_0_REGION_BUG (1) // ROM has esp_flash_erase_region(size=0) bug
17
+
#defineESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV (1) // `esp_flash_write_encrypted` in ROM has bug.
18
+
#defineESP_ROM_GET_CLK_FREQ (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
19
+
#defineESP_ROM_NEEDS_SWSETUP_WORKAROUND (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
20
+
#defineESP_ROM_HAS_LAYOUT_TABLE (1) // ROM has the layout table
21
+
#defineESP_ROM_HAS_SPI_FLASH (1) // ROM has the implementation of SPI Flash driver
22
+
#defineESP_ROM_HAS_SPI_FLASH_MMAP (1) // ROM has the implementation of SPI Flash mmap driver
23
+
#defineESP_ROM_HAS_ETS_PRINTF_BUG (1) // ROM has ets_printf bug when disable the ROM log either by eFuse or RTC storage register
24
+
#defineESP_ROM_HAS_NEWLIB (1) // ROM has newlib (at least parts of it) functions included
25
+
#defineESP_ROM_HAS_NEWLIB_NANO_FORMAT (1) // ROM has the newlib nano version of formatting functions
26
+
#defineESP_ROM_HAS_NEWLIB_32BIT_TIME (1) // ROM was compiled with 32 bit time_t
27
+
#defineESP_ROM_NEEDS_SET_CACHE_MMU_SIZE (1) // ROM needs to set cache MMU size according to instruction and rodata for flash mmap
28
+
#defineESP_ROM_RAM_APP_NEEDS_MMU_INIT (1) // ROM doesn't init cache MMU when it's a RAM APP, needs MMU hal to init
29
+
#defineESP_ROM_HAS_SW_FLOAT (1) // ROM has libgcc software floating point emulation functions
30
+
#defineESP_ROM_USB_OTG_NUM (-1) // No USB_OTG CDC in the ROM, set -1 for Kconfig usage.
31
+
#defineESP_ROM_HAS_VERSION (1) // ROM has version/eco information
32
+
#defineESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB (1) // ROM supports the HP core to jump to the RTC memory to execute stub code after waking up from deepsleep.
33
+
#defineESP_ROM_CONSOLE_OUTPUT_SECONDARY (1) // The console output functions will also output to the USB-serial secondary console
34
+
#defineESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY (1) // ROM mem/str functions are not optimized well for misaligned memory access.
0 commit comments