Skip to content

Commit c114ac4

Browse files
committed
fix lint
1 parent 2f8ffa5 commit c114ac4

File tree

1 file changed

+3
-13
lines changed

1 file changed

+3
-13
lines changed

src/targets/esp32c5.ts

Lines changed: 3 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -127,13 +127,7 @@ export class ESP32C5ROM extends ESP32C6ROM {
127127
}
128128

129129
public async getChipFeatures(loader: ESPLoader): Promise<string[]> {
130-
return [
131-
"Wi-Fi 6 (dual-band)",
132-
"BT 5 (LE)",
133-
"IEEE802.15.4",
134-
"Single Core + LP Core",
135-
"240MHz",
136-
];
130+
return ["Wi-Fi 6 (dual-band)", "BT 5 (LE)", "IEEE802.15.4", "Single Core + LP Core", "240MHz"];
137131
}
138132

139133
public async getCrystalFreq(loader: ESPLoader): Promise<number> {
@@ -194,9 +188,7 @@ export class ESP32C5ROM extends ESP32C6ROM {
194188

195189
const registerValue = await loader.readReg(this.EFUSE_FORCE_USE_KEY_MANAGER_KEY_REG);
196190
return (
197-
((registerValue >> this.EFUSE_FORCE_USE_KEY_MANAGER_KEY_SHIFT) &
198-
this.FORCE_USE_KEY_MANAGER_VAL_XTS_AES_KEY) !==
199-
0
191+
((registerValue >> this.EFUSE_FORCE_USE_KEY_MANAGER_KEY_SHIFT) & this.FORCE_USE_KEY_MANAGER_VAL_XTS_AES_KEY) !== 0
200192
);
201193
}
202194

@@ -239,9 +231,7 @@ export class ESP32C5ROM extends ESP32C6ROM {
239231
if (!loader.IS_STUB) {
240232
const crystalFreqRomExpect = await this.getCrystalFreqRomExpect(loader);
241233
const crystalFreqDetect = await this.getCrystalFreq(loader);
242-
loader.info(
243-
`ROM expects crystal freq: ${crystalFreqRomExpect} MHz, ` + `detected ${crystalFreqDetect} MHz.`,
244-
);
234+
loader.info(`ROM expects crystal freq: ${crystalFreqRomExpect} MHz, ` + `detected ${crystalFreqDetect} MHz.`);
245235
// If detect the XTAL is 48MHz, but the ROM code expects it to be 40MHz
246236
if (crystalFreqDetect === 48 && crystalFreqRomExpect === 40) {
247237
loader.info(

0 commit comments

Comments
 (0)