We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 7aa8a6b commit f6c48c0Copy full SHA for f6c48c0
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/add.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_add_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/addc.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_addc_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/biquad.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_biquad_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dotprod.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_dotprod_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dotprode.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_dotprode_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/fir.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_fir_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/mul.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_mul_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/mulc.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_mulc_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/sqrt.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_sqrt_f32_ansi.ll
llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/sub.ll renamed to llvm/test/CodeGen/RISCV/RISCVSplitLoopByLength/dsps_sub_f32_ansi.ll
0 commit comments