Skip to content

Commit e9be3f9

Browse files
committed
parameter default change
1 parent a5c4b22 commit e9be3f9

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

rtl/rgmii_phy_if.v

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -34,18 +34,18 @@ THE SOFTWARE.
3434
module rgmii_phy_if #
3535
(
3636
// target ("SIM", "GENERIC", "XILINX", "ALTERA")
37-
parameter TARGET = "GENERIC",
37+
parameter TARGET = "XILINX",
3838
// IODDR style ("IODDR", "IODDR2")
3939
// Use IODDR for Virtex-4, Virtex-5, Virtex-6, 7 Series, Ultrascale
4040
// Use IODDR2 for Spartan-6
41-
parameter IODDR_STYLE = "IODDR2",
41+
parameter IODDR_STYLE = "IODDR",
4242
// Clock input style ("BUFG", "BUFR", "BUFIO", "BUFIO2")
4343
// Use BUFR for Virtex-6, 7-series
4444
// Use BUFG for Virtex-5, Spartan-6, Ultrascale
45-
parameter CLOCK_INPUT_STYLE = "BUFG",
45+
parameter CLOCK_INPUT_STYLE = "BUFIO",
4646
// Use 90 degree clock for RGMII transmit ("TRUE", "FALSE")
4747
parameter USE_CLK90 = "TRUE",
48-
parameter INSERT_BUFFERS = "TRUE"
48+
parameter INSERT_BUFFERS = "FALSE"
4949
)
5050
(
5151
// Reset, synchronous to gmii_gtx_clk

0 commit comments

Comments
 (0)