Skip to content

Commit a9fde8a

Browse files
committed
005-tilegrid/dsp_int: Add workaround for vivado bug for xc7k420t
1 parent b1cd07b commit a9fde8a

File tree

1 file changed

+12
-0
lines changed
  • fuzzers/005-tilegrid/dsp_int

1 file changed

+12
-0
lines changed

fuzzers/005-tilegrid/dsp_int/top.py

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,7 @@
1414
random.seed(int(os.getenv("SEED"), 16))
1515
from prjxray import util
1616
from prjxray.db import Database
17+
import re
1718

1819

1920
def gen_dsps():
@@ -73,9 +74,20 @@ def run():
7374

7475
params = {}
7576

77+
is_kintex_420t="xc7k420t" in os.environ["XRAY_PART"]
78+
7679
sites = list(gen_dsps())
7780
fuzz_iter = iter(util.gen_fuzz_states(len(sites) * 5))
7881
for tile_name, dsp_sites, int_tiles in sites:
82+
# this is a workaround for what looks like a bug
83+
# in Vivado 2017: as soon as I try to instantiate
84+
# more than the 140 rows below then Vivado terminates,
85+
# complaining that it is asked to instantiate more block
86+
# RAM than is available.
87+
dsp_y = int(re.sub(".*Y", "", dsp_sites[0]))
88+
if is_kintex_420t and dsp_y > 140:
89+
continue
90+
7991
int_tiles.reverse()
8092

8193
# Each DSP tile has 5 INT tiles.

0 commit comments

Comments
 (0)