Skip to content

Commit 009e7b5

Browse files
committed
targets: add portenta c33
1 parent b7e1794 commit 009e7b5

File tree

2 files changed

+146
-0
lines changed

2 files changed

+146
-0
lines changed
Lines changed: 68 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,68 @@
1+
CONFIG_USB_DEVICE_STACK_NEXT=y
2+
CONFIG_USB_DEVICE_PRODUCT="Arduino Portenta C33"
3+
CONFIG_USB_DEVICE_MANUFACTURER="Arduino"
4+
CONFIG_USB_DEVICE_VID=0x2341
5+
CONFIG_USB_DEVICE_PID=0x0068
6+
CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT=n
7+
8+
#CONFIG_UPDATE_BOOTLOADER=y
9+
10+
CONFIG_SERIAL=y
11+
CONFIG_UART_LINE_CTRL=y
12+
CONFIG_USBD_CDC_ACM_CLASS=y
13+
CONFIG_CDC_ACM_DTE_RATE_CALLBACK_SUPPORT=y
14+
CONFIG_USBD_CDC_ACM_LOG_LEVEL_ERR=y
15+
16+
CONFIG_LLEXT_STORAGE_WRITABLE=n
17+
18+
CONFIG_FPU=y
19+
20+
CONFIG_USERSPACE=n
21+
CONFIG_ARM_MPU=n
22+
23+
CONFIG_SHELL_STACK_SIZE=32768
24+
CONFIG_MAIN_STACK_SIZE=32768
25+
CONFIG_LLEXT_HEAP_SIZE=128
26+
27+
#CONFIG_ADC=y
28+
#CONFIG_PWM=y
29+
30+
CONFIG_NET_CORE_LOG_LEVEL_DBG=y
31+
32+
CONFIG_NETWORKING=y
33+
CONFIG_NET_IPV6=n
34+
CONFIG_NET_IPV4=y
35+
CONFIG_NET_ARP=y
36+
CONFIG_NET_UDP=y
37+
CONFIG_NET_DHCPV4=y
38+
CONFIG_NET_DHCPV4_OPTION_CALLBACKS=y
39+
CONFIG_DNS_RESOLVER=y
40+
CONFIG_DNS_SERVER_IP_ADDRESSES=y
41+
CONFIG_DNS_SERVER1="8.8.8.8"
42+
43+
CONFIG_INIT_STACKS=y
44+
45+
CONFIG_NET_SOCKETS=y
46+
CONFIG_NET_SOCKETS_NET_MGMT=y
47+
#CONFIG_NET_SOCKETS_SOCKOPT_TLS=y
48+
CONFIG_NET_MGMT=y
49+
CONFIG_NET_MGMT_EVENT=y
50+
CONFIG_NET_L2_ETHERNET=y
51+
CONFIG_NET_L2_ETHERNET_MGMT=y
52+
53+
CONFIG_NET_TX_STACK_SIZE=8192
54+
CONFIG_NET_RX_STACK_SIZE=8192
55+
CONFIG_NET_TCP_WORKQ_STACK_SIZE=8192
56+
CONFIG_NET_MGMT_EVENT_STACK_SIZE=8192
57+
CONFIG_NET_TCP=y
58+
CONFIG_NET_SOCKETS=y
59+
CONFIG_POSIX_API=y
60+
61+
#CONFIG_MBEDTLS=y
62+
#CONFIG_MBEDTLS_BUILTIN=y
63+
#CONFIG_MBEDTLS_PEM_CERTIFICATE_FORMAT=y
64+
#CONFIG_MBEDTLS_ENABLE_HEAP=y
65+
#CONFIG_MBEDTLS_HEAP_SIZE=60000
66+
#CONFIG_MBEDTLS_SSL_MAX_CONTENT_LEN=7168
67+
#CONFIG_MBEDTLS_HASH_ALL_ENABLED=y
68+
#CONFIG_MBEDTLS_CMAC=y
Lines changed: 78 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,78 @@
1+
&zephyr_udc0 {
2+
cdc_acm_uart0: cdc_acm_uart0 {
3+
compatible = "zephyr,cdc-acm-uart";
4+
status = "okay";
5+
};
6+
};
7+
8+
&flash0 {
9+
partitions {
10+
mcuboot: partition@0 {
11+
label = "mcuboot";
12+
reg = <0x00000000 DT_SIZE_K(64)>;
13+
};
14+
code_partition: partition@10000 {
15+
label = "image-0";
16+
reg = <0x00010000 (DT_SIZE_M(1) - DT_SIZE_K(64))>;
17+
};
18+
user_sketch: partition@100000 {
19+
label = "user_sketch";
20+
reg = <0x00100000 (DT_SIZE_M(1))>;
21+
};
22+
};
23+
};
24+
25+
/ {
26+
zephyr,user {
27+
digital-pin-gpios = <&ioport1 5 GPIO_ACTIVE_HIGH>,
28+
<&ioport1 6 GPIO_ACTIVE_HIGH>,
29+
<&ioport1 11 GPIO_ACTIVE_HIGH>,
30+
<&ioport3 3 GPIO_ACTIVE_HIGH>,
31+
<&ioport4 1 GPIO_ACTIVE_HIGH>,
32+
<&ioport2 10 GPIO_ACTIVE_HIGH>,
33+
<&ioport6 1 GPIO_ACTIVE_HIGH>,
34+
<&ioport4 2 GPIO_ACTIVE_HIGH>,
35+
<&ioport9 0 GPIO_ACTIVE_HIGH>,
36+
<&ioport2 4 GPIO_ACTIVE_HIGH>,
37+
<&ioport3 15 GPIO_ACTIVE_HIGH>,
38+
<&ioport4 7 GPIO_ACTIVE_HIGH>,
39+
<&ioport4 8 GPIO_ACTIVE_HIGH>,
40+
<&ioport1 10 GPIO_ACTIVE_HIGH>,
41+
<&ioport6 2 GPIO_ACTIVE_HIGH>,
42+
43+
<&ioport0 6 GPIO_ACTIVE_HIGH>,
44+
<&ioport0 5 GPIO_ACTIVE_HIGH>,
45+
<&ioport0 4 GPIO_ACTIVE_HIGH>,
46+
<&ioport0 2 GPIO_ACTIVE_HIGH>,
47+
<&ioport0 1 GPIO_ACTIVE_HIGH>,
48+
<&ioport0 15 GPIO_ACTIVE_HIGH>,
49+
<&ioport0 14 GPIO_ACTIVE_HIGH>,
50+
<&ioport0 0 GPIO_ACTIVE_HIGH>,
51+
52+
<&ioport6 5 GPIO_ACTIVE_HIGH>,
53+
<&ioport6 8 GPIO_ACTIVE_HIGH>,
54+
<&ioport3 11 GPIO_ACTIVE_HIGH>,
55+
<&ioport6 0 GPIO_ACTIVE_HIGH>,
56+
57+
<&ioport0 9 GPIO_ACTIVE_HIGH>,
58+
<&ioport4 9 GPIO_ACTIVE_HIGH>,
59+
<&ioport5 5 GPIO_ACTIVE_HIGH>,
60+
<&ioport7 6 GPIO_ACTIVE_HIGH>,
61+
<&ioport7 7 GPIO_ACTIVE_HIGH>,
62+
<&ioport7 8 GPIO_ACTIVE_HIGH>,
63+
<&ioport8 2 GPIO_ACTIVE_HIGH>,
64+
65+
<&ioport1 7 GPIO_ACTIVE_HIGH>, // LEDR
66+
<&ioport4 0 GPIO_ACTIVE_HIGH>,
67+
<&ioport8 0 GPIO_ACTIVE_HIGH>;
68+
69+
builtin-led-gpios = <&ioport1 7 GPIO_ACTIVE_LOW>,
70+
<&ioport4 0 GPIO_ACTIVE_LOW>,
71+
<&ioport8 0 GPIO_ACTIVE_LOW>;
72+
73+
serials = <&cdc_acm_uart0>,<&sci9>;
74+
cdc-acm = <&cdc_acm_uart0>;
75+
i2cs = <&iic1>;
76+
spis = <&spi1>;
77+
};
78+
};

0 commit comments

Comments
 (0)