Skip to content

Commit 8fb4a18

Browse files
npal-cycarlescufi
authored andcommitted
boards: arm: cy8cproto-062-4343w: enable BLE features
Enable BLE features for CY8CPROTO-062-4343W board. Signed-off-by: Nazar Palamar <[email protected]>
1 parent f91e35d commit 8fb4a18

File tree

4 files changed

+77
-0
lines changed

4 files changed

+77
-0
lines changed

boards/arm/cy8cproto_062_4343w/Kconfig.defconfig

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,4 +8,34 @@ if BOARD_CY8CPROTO_062_4343W
88
config BOARD
99
default "cy8cproto_062_4343w"
1010

11+
if WIFI || BT
12+
13+
# Select CYW43XXX part and module
14+
choice CYW43XXX_PART
15+
default CYW4343W
16+
endchoice
17+
18+
choice CYW4343W_MODULE
19+
default CYW4343W_MURATA_1DX
20+
endchoice
21+
22+
endif # WIFI || BT
23+
24+
25+
if BT
26+
27+
# Select HCI components
28+
config UART
29+
bool
30+
default y
31+
32+
config BT_UART
33+
default y
34+
35+
choice BT_HCI_BUS_TYPE
36+
default BT_H4
37+
endchoice
38+
39+
endif # BT
40+
1141
endif # BOARD_CY8CPROTO_062_4343W

boards/arm/cy8cproto_062_4343w/cy8cproto_062_4343w-pinctrl.dtsi

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3,6 +3,23 @@
33
* SPDX-License-Identifier: Apache-2.0
44
*/
55

6+
/* Configure pin control bias mode for uart2 pins */
7+
&p3_1_scb2_uart_tx {
8+
drive-push-pull;
9+
};
10+
11+
&p3_0_scb2_uart_rx {
12+
input-enable;
13+
};
14+
15+
&p3_2_scb2_uart_rts {
16+
drive-push-pull;
17+
};
18+
19+
&p3_3_scb2_uart_cts {
20+
input-enable;
21+
};
22+
623
/* Configure pin control bias mode for uart5 pins */
724
&p5_1_scb5_uart_tx {
825
drive-push-pull;

boards/arm/cy8cproto_062_4343w/cy8cproto_062_4343w.dts

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -22,6 +22,7 @@
2222
zephyr,flash = &flash0;
2323
zephyr,console = &uart5;
2424
zephyr,shell-uart = &uart5;
25+
zephyr,bt_uart = &uart2;
2526
};
2627
};
2728

@@ -33,6 +34,32 @@
3334
pinctrl-names = "default";
3435
};
3536

37+
&uart2 {
38+
status = "okay";
39+
/* The UART bus speed (current_speed) for zephyr_bt_uart should be the same
40+
* as the default baudrate defined in CYW43xx firmware (default 115200).
41+
*/
42+
43+
current-speed = <115200>;
44+
45+
/* HCI-UART pins*/
46+
pinctrl-0 = <&p3_1_scb2_uart_tx &p3_0_scb2_uart_rx &p3_2_scb2_uart_rts &p3_3_scb2_uart_cts>;
47+
pinctrl-names = "default";
48+
49+
bt-hci {
50+
status = "okay";
51+
compatible = "infineon,cyw43xxx-bt-hci";
52+
bt-reg-on-gpios = <&gpio_prt3 4 (GPIO_ACTIVE_HIGH)>;
53+
54+
/* Configuration UART speeds for firmware download (fw-download-speed) and
55+
* HCI operation (hci-operation-speed).
56+
* If hci-operation-speed or fw-download-speed are not defined in bt-hci{...}
57+
* node, cyw43xx driver will use bus/current-speed as default speed.
58+
*/
59+
fw-download-speed = <3000000>;
60+
};
61+
};
62+
3663
/* System clock configuration */
3764
&fll0 {
3865
status = "okay";

boards/arm/cy8cproto_062_4343w/cy8cproto_062_4343w_defconfig

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,5 +24,8 @@ CONFIG_SERIAL=y
2424
# Enable pin controller
2525
CONFIG_PINCTRL=y
2626

27+
# Enable GPIO driver
28+
CONFIG_GPIO=y
29+
2730
# Enable clock controller
2831
CONFIG_CLOCK_CONTROL=y

0 commit comments

Comments
 (0)