RISC-V hardware with vector extension is readily available. Please, use vector intrinsics as described in https://github.com/riscv-non-isa/rvv-intrinsic-doc/blob/v0.11.x/rvv-intrinsic-api.md if `__riscv_v` is defined.