Skip to content

Commit 4c76bec

Browse files
committed
!fixup update test
1 parent ba08c2e commit 4c76bec

File tree

2 files changed

+19
-19
lines changed

2 files changed

+19
-19
lines changed

llvm/test/Transforms/LoopVectorize/RISCV/riscv-vector-reverse.ll

Lines changed: 14 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -213,19 +213,19 @@ define void @vector_reverse_i64(ptr nocapture noundef writeonly %A, ptr nocaptur
213213
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
214214
; CHECK-NEXT: Successor(s): ir-bb<for.cond.cleanup.loopexit>, ir-bb<scalar.ph>
215215
; CHECK-EMPTY:
216+
; CHECK-NEXT: ir-bb<for.cond.cleanup.loopexit>:
217+
; CHECK-NEXT: No successors
218+
; CHECK-EMPTY:
216219
; CHECK-NEXT: ir-bb<scalar.ph>:
217-
; CHECK-NEXT: IR [[RESUME_1:%.+]] = phi i64
218-
; CHECK-NEXT: IR [[RESUME_2:%.+]] = phi i32
220+
; CHECK-NEXT: EMIT vp<[[RESUME_1:%.+]]> = resume-phi ir<%ind.end>, ir<%0>
221+
; CHECK-NEXT: EMIT vp<[[RESUME_2:%.+]]>.1 = resume-phi ir<%ind.end3>, ir<%n>
219222
; CHECK-NEXT: Successor(s): ir-bb<for.body>
220223
; CHECK-EMPTY:
221224
; CHECK-NEXT: ir-bb<for.body>:
222-
; CHECK-NEXT: IR %indvars.iv = phi i64 [ [[RESUME_1]], %scalar.ph ], [ %indvars.iv.next, %for.body ]
223-
; CHECK-NEXT: IR %i.0.in8 = phi i32 [ [[RESUME_2]], %scalar.ph ], [ %i.0, %for.body ]
225+
; CHECK-NEXT: IR %indvars.iv = phi i64 [ %0, %scalar.ph ], [ %indvars.iv.next, %for.body ] (extra operand: vp<[[RESUME_1]]> from ir-bb<scalar.ph>)
226+
; CHECK-NEXT: IR %i.0.in8 = phi i32 [ %n, %scalar.ph ], [ %i.0, %for.body ] (extra operand: vp<[[RESUME_2]]>.1 from ir-bb<scalar.ph>)
224227
; CHECK: IR %indvars.iv.next = add nsw i64 %indvars.iv, -1
225228
; CHECK-NEXT: No successors
226-
; CHECK-EMPTY:
227-
; CHECK-NEXT: ir-bb<for.cond.cleanup.loopexit>:
228-
; CHECK-NEXT: No successors
229229
; CHECK-NEXT: }
230230
; CHECK: LV: Loop does not require scalar epilogue
231231
;
@@ -460,19 +460,19 @@ define void @vector_reverse_f32(ptr nocapture noundef writeonly %A, ptr nocaptur
460460
; CHECK-NEXT: EMIT branch-on-cond vp<[[CMP]]>
461461
; CHECK-NEXT: Successor(s): ir-bb<for.cond.cleanup.loopexit>, ir-bb<scalar.ph>
462462
; CHECK-EMPTY:
463+
; CHECK-NEXT: ir-bb<for.cond.cleanup.loopexit>:
464+
; CHECK-NEXT: No successors
465+
; CHECK-EMPTY:
463466
; CHECK-NEXT: ir-bb<scalar.ph>:
464-
; CHECK-NEXT: IR [[RESUME_1:%.+]] = phi i64
465-
; CHECK-NEXT: IR [[RESUME_2:%.+]] = phi i32
467+
; CHECK-NEXT: EMIT vp<[[RESUME_1:%.+]]> = resume-phi ir<%ind.end>, ir<%0>
468+
; CHECK-NEXT: EMIT vp<[[RESUME_2:%.+]]>.1 = resume-phi ir<%ind.end3>, ir<%n>
466469
; CHECK-NEXT: Successor(s): ir-bb<for.body>
467470
; CHECK-EMPTY:
468471
; CHECK-NEXT: ir-bb<for.body>:
469-
; CHECK-NEXT: IR %indvars.iv = phi i64 [ [[RESUME_1]], %scalar.ph ], [ %indvars.iv.next, %for.body ]
470-
; CHECK-NEXT: IR %i.0.in8 = phi i32 [ [[RESUME_2]], %scalar.ph ], [ %i.0, %for.body ]
472+
; CHECK-NEXT: IR %indvars.iv = phi i64 [ %0, %scalar.ph ], [ %indvars.iv.next, %for.body ] (extra operand: vp<[[RESUME_1]]> from ir-bb<scalar.ph>)
473+
; CHECK-NEXT: IR %i.0.in8 = phi i32 [ %n, %scalar.ph ], [ %i.0, %for.body ] (extra operand: vp<[[RESUME_2]]>.1 from ir-bb<scalar.ph>)
471474
; CHECK: IR %indvars.iv.next = add nsw i64 %indvars.iv, -1
472475
; CHECK-NEXT: No successors
473-
; CHECK-EMPTY:
474-
; CHECK-NEXT: ir-bb<for.cond.cleanup.loopexit>:
475-
; CHECK-NEXT: No successors
476476
; CHECK-NEXT: }
477477
; CHECK: LV: Loop does not require scalar epilogue
478478
;

llvm/test/Transforms/LoopVectorize/vplan-predicate-switch.ll

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -90,17 +90,17 @@ define void @switch4_default_common_dest_with_case(ptr %start, ptr %end) {
9090
; CHECK-NEXT: EMIT branch-on-cond vp<[[MIDDLE_CMP]]>
9191
; CHECK-NEXT: Successor(s): ir-bb<exit>, ir-bb<scalar.ph>
9292
; CHECK-EMPTY:
93+
; CHECK-NEXT: ir-bb<exit>:
94+
; CHECK-NEXT: No successors
95+
; CHECK-EMPTY:
9396
; CHECK-NEXT: ir-bb<scalar.ph>:
94-
; CHECK-NEXT: IR %bc.resume.val = phi ptr [ %ind.end, %middle.block ], [ %start, %entry ]
97+
; CHECK-NEXT: EMIT vp<[[RESUME:%.+]]> = resume-phi ir<%ind.end>, ir<%start>
9598
; CHECK-NEXT: Successor(s): ir-bb<loop.header>
9699
; CHECK-EMPTY:
97100
; CHECK-NEXT: ir-bb<loop.header>:
98-
; CHECK-NEXT: IR %ptr.iv = phi ptr [ %bc.resume.val, %scalar.ph ], [ %ptr.iv.next, %loop.latch ]
101+
; CHECK-NEXT: IR %ptr.iv = phi ptr [ %start, %scalar.ph ], [ %ptr.iv.next, %loop.latch ] (extra operand: vp<[[RESUME]]> from ir-bb<scalar.ph>)
99102
; CHECK-NEXT: IR %l = load i8, ptr %ptr.iv, align 1
100103
; CHECK-NEXT: No successors
101-
; CHECK-EMPTY:
102-
; CHECK-NEXT: ir-bb<exit>:
103-
; CHECK-NEXT: No successors
104104
; CHECK-NEXT: }
105105
;
106106
entry:

0 commit comments

Comments
 (0)