Skip to content

Commit 9697e3c

Browse files
fhahnfhahn
committed
[SCEV] Remove existing predicates implied by newly added ones.
When adding a new predicate to a union predicate, some of the existing predicates may be implied by the new predicate. Remove any existing predicates that are already implied by the new predicate. Depends on llvm#118184.
1 parent 81bcaa7 commit 9697e3c

File tree

12 files changed

+52
-650
lines changed

12 files changed

+52
-650
lines changed

‎llvm/lib/Analysis/ScalarEvolution.cpp‎

Lines changed: 13 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -15061,8 +15061,19 @@ void SCEVUnionPredicate::add(const SCEVPredicate *N, ScalarEvolution &SE) {
1506115061
}
1506215062

1506315063
// Only add predicate if it is not already implied by this union predicate.
15064-
if (!implies(N, SE))
15065-
Preds.push_back(N);
15064+
if (implies(N, SE))
15065+
return;
15066+
15067+
// Build a new vector containing the current predicates, except the ones that
15068+
// are implied by the new predicate N.
15069+
SmallVector<const SCEVPredicate *> PrunedPreds;
15070+
for (auto *P : Preds) {
15071+
if (N->implies(P, SE))
15072+
continue;
15073+
PrunedPreds.push_back(P);
15074+
}
15075+
Preds = std::move(PrunedPreds);
15076+
Preds.push_back(N);
1506615077
}
1506715078

1506815079
PredicatedScalarEvolution::PredicatedScalarEvolution(ScalarEvolution &SE,

‎llvm/test/Analysis/LoopAccessAnalysis/nssw-predicate-implied.ll‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -113,7 +113,7 @@ exit:
113113
ret void
114114
}
115115

116-
; FIXME: {0,+,3} implies {0,+,2}.
116+
; {0,+,3} [nssw] implies {0,+,2} [nssw].
117117
define void @wrap_check_iv.3_implies_iv.2_predicates_added_in_different_order(i32 noundef %N, ptr %dst, ptr %src) {
118118
; CHECK-LABEL: 'wrap_check_iv.3_implies_iv.2_predicates_added_in_different_order'
119119
; CHECK-NEXT: loop:
@@ -135,7 +135,6 @@ define void @wrap_check_iv.3_implies_iv.2_predicates_added_in_different_order(i3
135135
; CHECK-EMPTY:
136136
; CHECK-NEXT: Non vectorizable stores to invariant address were not found in loop.
137137
; CHECK-NEXT: SCEV assumptions:
138-
; CHECK-NEXT: {0,+,2}<%loop> Added Flags: <nssw>
139138
; CHECK-NEXT: {0,+,3}<%loop> Added Flags: <nssw>
140139
; CHECK-EMPTY:
141140
; CHECK-NEXT: Expressions re-written:

‎llvm/test/Analysis/LoopAccessAnalysis/wrapping-pointer-versioning.ll‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,7 @@ target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
2222
; LAA-LABEL: f1
2323
; LAA: Memory dependences are safe{{$}}
2424
; LAA: SCEV assumptions:
25-
; LAA-NEXT: {0,+,2}<%for.body> Added Flags: <nusw>
25+
; LAA-NOT: {0,+,2}<%for.body> Added Flags: <nusw>
2626
; LAA-NEXT: {%a,+,4}<%for.body> Added Flags: <nusw>
2727

2828
; The expression for %mul_ext as analyzed by SCEV is

‎llvm/test/Transforms/LoopVectorize/AArch64/induction-costs-sve.ll‎

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -758,7 +758,6 @@ define void @exit_cond_zext_iv(ptr %dst, i64 %N) {
758758
; DEFAULT: vector.scevcheck:
759759
; DEFAULT-NEXT: [[UMAX:%.*]] = call i64 @llvm.umax.i64(i64 [[N]], i64 1)
760760
; DEFAULT-NEXT: [[TMP0:%.*]] = add i64 [[UMAX]], -1
761-
; DEFAULT-NEXT: [[TMP1:%.*]] = icmp ugt i64 [[TMP0]], 4294967295
762761
; DEFAULT-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP0]] to i32
763762
; DEFAULT-NEXT: [[TMP3:%.*]] = add i32 1, [[TMP2]]
764763
; DEFAULT-NEXT: [[TMP4:%.*]] = icmp ult i32 [[TMP3]], 1
@@ -808,7 +807,6 @@ define void @exit_cond_zext_iv(ptr %dst, i64 %N) {
808807
; PRED: vector.scevcheck:
809808
; PRED-NEXT: [[UMAX:%.*]] = call i64 @llvm.umax.i64(i64 [[N]], i64 1)
810809
; PRED-NEXT: [[TMP0:%.*]] = add i64 [[UMAX]], -1
811-
; PRED-NEXT: [[TMP1:%.*]] = icmp ugt i64 [[TMP0]], 4294967295
812810
; PRED-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP0]] to i32
813811
; PRED-NEXT: [[TMP3:%.*]] = add i32 1, [[TMP2]]
814812
; PRED-NEXT: [[TMP4:%.*]] = icmp ult i32 [[TMP3]], 1

‎llvm/test/Transforms/LoopVectorize/AArch64/induction-costs.ll‎

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -391,7 +391,6 @@ define void @zext_iv_increment(ptr %dst, i64 %N) {
391391
; CHECK: vector.scevcheck:
392392
; CHECK-NEXT: [[UMAX:%.*]] = call i64 @llvm.umax.i64(i64 [[N]], i64 1)
393393
; CHECK-NEXT: [[TMP0:%.*]] = add i64 [[UMAX]], -1
394-
; CHECK-NEXT: [[TMP1:%.*]] = icmp ugt i64 [[TMP0]], 4294967295
395394
; CHECK-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP0]] to i32
396395
; CHECK-NEXT: [[TMP3:%.*]] = add i32 1, [[TMP2]]
397396
; CHECK-NEXT: [[TMP4:%.*]] = icmp ult i32 [[TMP3]], 1

‎llvm/test/Transforms/LoopVectorize/X86/cost-model.ll‎

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -335,14 +335,13 @@ define void @multi_exit(ptr %dst, ptr %src.1, ptr %src.2, i64 %A, i64 %B) #0 {
335335
; CHECK-NEXT: [[TMP1:%.*]] = freeze i64 [[TMP0]]
336336
; CHECK-NEXT: [[UMIN7:%.*]] = call i64 @llvm.umin.i64(i64 [[TMP1]], i64 [[A:%.*]])
337337
; CHECK-NEXT: [[TMP2:%.*]] = add nuw i64 [[UMIN7]], 1
338-
; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ule i64 [[TMP2]], 30
338+
; CHECK-NEXT: [[MIN_ITERS_CHECK:%.*]] = icmp ule i64 [[TMP2]], 28
339339
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_SCEVCHECK:%.*]]
340340
; CHECK: vector.scevcheck:
341341
; CHECK-NEXT: [[UMAX:%.*]] = call i64 @llvm.umax.i64(i64 [[B]], i64 1)
342342
; CHECK-NEXT: [[TMP3:%.*]] = add i64 [[UMAX]], -1
343343
; CHECK-NEXT: [[TMP4:%.*]] = freeze i64 [[TMP3]]
344344
; CHECK-NEXT: [[UMIN:%.*]] = call i64 @llvm.umin.i64(i64 [[TMP4]], i64 [[A]])
345-
; CHECK-NEXT: [[TMP5:%.*]] = icmp ugt i64 [[UMIN]], 4294967295
346345
; CHECK-NEXT: [[TMP6:%.*]] = trunc i64 [[UMIN]] to i32
347346
; CHECK-NEXT: [[TMP7:%.*]] = add i32 1, [[TMP6]]
348347
; CHECK-NEXT: [[TMP8:%.*]] = icmp ult i32 [[TMP7]], 1

‎llvm/test/Transforms/LoopVectorize/X86/interleave-cost.ll‎

Lines changed: 2 additions & 586 deletions
Large diffs are not rendered by default.

‎llvm/test/Transforms/LoopVectorize/X86/pr72969.ll‎

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -42,7 +42,6 @@ define void @test(ptr %p) {
4242
; VEC-NEXT: [[TMP6:%.*]] = add i64 [[UMAX]], -9
4343
; VEC-NEXT: [[TMP7:%.*]] = sub i64 [[TMP6]], [[P1]]
4444
; VEC-NEXT: [[TMP8:%.*]] = lshr i64 [[TMP7]], 3
45-
; VEC-NEXT: [[TMP9:%.*]] = icmp ugt i64 [[TMP8]], 65535
4645
; VEC-NEXT: [[TMP10:%.*]] = trunc i64 [[TMP8]] to i16
4746
; VEC-NEXT: [[TMP11:%.*]] = add i16 2, [[TMP10]]
4847
; VEC-NEXT: [[TMP12:%.*]] = icmp ult i16 [[TMP11]], 2

‎llvm/test/Transforms/LoopVectorize/no-fold-tail-by-masking-iv-external-uses.ll‎

Lines changed: 1 addition & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -19,17 +19,11 @@ define i32 @test(ptr %arr, i64 %n) {
1919
; CHECK-NEXT: br i1 [[MIN_ITERS_CHECK]], label [[SCALAR_PH:%.*]], label [[VECTOR_SCEVCHECK:%.*]]
2020
; CHECK: vector.scevcheck:
2121
; CHECK-NEXT: [[TMP1:%.*]] = add i64 [[N]], -2
22-
; CHECK-NEXT: [[TMP2:%.*]] = trunc i64 [[TMP1]] to i8
23-
; CHECK-NEXT: [[TMP3:%.*]] = add i8 1, [[TMP2]]
24-
; CHECK-NEXT: [[TMP4:%.*]] = icmp ult i8 [[TMP3]], 1
25-
; CHECK-NEXT: [[TMP5:%.*]] = icmp ugt i64 [[TMP1]], 255
26-
; CHECK-NEXT: [[TMP6:%.*]] = or i1 [[TMP4]], [[TMP5]]
2722
; CHECK-NEXT: [[TMP7:%.*]] = trunc i64 [[TMP1]] to i8
2823
; CHECK-NEXT: [[TMP8:%.*]] = add i8 2, [[TMP7]]
2924
; CHECK-NEXT: [[TMP9:%.*]] = icmp ult i8 [[TMP8]], 2
3025
; CHECK-NEXT: [[TMP10:%.*]] = icmp ugt i64 [[TMP1]], 255
31-
; CHECK-NEXT: [[TMP11:%.*]] = or i1 [[TMP9]], [[TMP10]]
32-
; CHECK-NEXT: [[TMP12:%.*]] = or i1 [[TMP6]], [[TMP11]]
26+
; CHECK-NEXT: [[TMP12:%.*]] = or i1 [[TMP9]], [[TMP10]]
3327
; CHECK-NEXT: br i1 [[TMP12]], label [[SCALAR_PH]], label [[VECTOR_PH:%.*]]
3428
; CHECK: vector.ph:
3529
; CHECK-NEXT: [[N_MOD_VF:%.*]] = urem i64 [[TMP0]], 4

‎llvm/test/Transforms/LoopVectorize/scev-exit-phi-invalidation.ll‎

Lines changed: 18 additions & 23 deletions
Original file line numberDiff line numberDiff line change
@@ -42,35 +42,30 @@ define void @test_pr63368(i1 %c, ptr %A) {
4242
; CHECK-NEXT: [[SMAX:%.*]] = call i32 @llvm.smax.i32(i32 [[L_LCSSA_LCSSA]], i32 -1)
4343
; CHECK-NEXT: [[TMP3:%.*]] = add i32 [[SMAX]], 1
4444
; CHECK-NEXT: [[TMP4:%.*]] = trunc i32 [[TMP3]] to i8
45-
; CHECK-NEXT: [[TMP5:%.*]] = icmp slt i8 [[TMP4]], 0
46-
; CHECK-NEXT: [[TMP6:%.*]] = icmp ugt i32 [[TMP3]], 255
47-
; CHECK-NEXT: [[TMP7:%.*]] = or i1 [[TMP5]], [[TMP6]]
48-
; CHECK-NEXT: [[TMP8:%.*]] = trunc i32 [[TMP3]] to i8
49-
; CHECK-NEXT: [[TMP9:%.*]] = add i8 1, [[TMP8]]
50-
; CHECK-NEXT: [[TMP10:%.*]] = icmp slt i8 [[TMP9]], 1
51-
; CHECK-NEXT: [[TMP11:%.*]] = icmp ugt i32 [[TMP3]], 255
52-
; CHECK-NEXT: [[TMP12:%.*]] = or i1 [[TMP10]], [[TMP11]]
53-
; CHECK-NEXT: [[TMP13:%.*]] = or i1 [[TMP7]], [[TMP12]]
54-
; CHECK-NEXT: br i1 [[TMP13]], label [[SCALAR_PH3]], label [[VECTOR_PH4:%.*]]
45+
; CHECK-NEXT: [[TMP5:%.*]] = add i8 1, [[TMP4]]
46+
; CHECK-NEXT: [[TMP6:%.*]] = icmp slt i8 [[TMP5]], 1
47+
; CHECK-NEXT: [[TMP7:%.*]] = icmp ugt i32 [[TMP3]], 255
48+
; CHECK-NEXT: [[TMP8:%.*]] = or i1 [[TMP6]], [[TMP7]]
49+
; CHECK-NEXT: br i1 [[TMP8]], label [[SCALAR_PH3]], label [[VECTOR_PH4:%.*]]
5550
; CHECK: vector.ph4:
5651
; CHECK-NEXT: [[N_MOD_VF:%.*]] = urem i32 [[TMP2]], 4
5752
; CHECK-NEXT: [[N_VEC:%.*]] = sub i32 [[TMP2]], [[N_MOD_VF]]
5853
; CHECK-NEXT: [[IND_END:%.*]] = trunc i32 [[N_VEC]] to i8
59-
; CHECK-NEXT: br label [[VECTOR_BODY7:%.*]]
54+
; CHECK-NEXT: br label [[VECTOR_BODY6:%.*]]
6055
; CHECK: vector.body6:
61-
; CHECK-NEXT: [[INDEX8:%.*]] = phi i32 [ 0, [[VECTOR_PH4]] ], [ [[INDEX_NEXT9:%.*]], [[VECTOR_BODY7]] ]
62-
; CHECK-NEXT: [[OFFSET_IDX:%.*]] = trunc i32 [[INDEX8]] to i8
63-
; CHECK-NEXT: [[TMP14:%.*]] = add i8 [[OFFSET_IDX]], 0
64-
; CHECK-NEXT: [[TMP15:%.*]] = add i8 [[TMP14]], 1
65-
; CHECK-NEXT: [[TMP16:%.*]] = getelementptr i8, ptr [[A]], i8 [[TMP15]]
66-
; CHECK-NEXT: [[TMP17:%.*]] = getelementptr i8, ptr [[TMP16]], i32 0
67-
; CHECK-NEXT: store <4 x i8> zeroinitializer, ptr [[TMP17]], align 1
68-
; CHECK-NEXT: [[INDEX_NEXT9]] = add nuw i32 [[INDEX8]], 4
69-
; CHECK-NEXT: [[TMP18:%.*]] = icmp eq i32 [[INDEX_NEXT9]], [[N_VEC]]
70-
; CHECK-NEXT: br i1 [[TMP18]], label [[MIDDLE_BLOCK2:%.*]], label [[VECTOR_BODY7]], !llvm.loop [[LOOP4:![0-9]+]]
56+
; CHECK-NEXT: [[INDEX7:%.*]] = phi i32 [ 0, [[VECTOR_PH4]] ], [ [[INDEX_NEXT8:%.*]], [[VECTOR_BODY6]] ]
57+
; CHECK-NEXT: [[OFFSET_IDX:%.*]] = trunc i32 [[INDEX7]] to i8
58+
; CHECK-NEXT: [[TMP9:%.*]] = add i8 [[OFFSET_IDX]], 0
59+
; CHECK-NEXT: [[TMP10:%.*]] = add i8 [[TMP9]], 1
60+
; CHECK-NEXT: [[TMP11:%.*]] = getelementptr i8, ptr [[A]], i8 [[TMP10]]
61+
; CHECK-NEXT: [[TMP12:%.*]] = getelementptr i8, ptr [[TMP11]], i32 0
62+
; CHECK-NEXT: store <4 x i8> zeroinitializer, ptr [[TMP12]], align 1
63+
; CHECK-NEXT: [[INDEX_NEXT8]] = add nuw i32 [[INDEX7]], 4
64+
; CHECK-NEXT: [[TMP13:%.*]] = icmp eq i32 [[INDEX_NEXT8]], [[N_VEC]]
65+
; CHECK-NEXT: br i1 [[TMP13]], label [[MIDDLE_BLOCK2:%.*]], label [[VECTOR_BODY6]], !llvm.loop [[LOOP4:![0-9]+]]
7166
; CHECK: middle.block2:
72-
; CHECK-NEXT: [[CMP_N6:%.*]] = icmp eq i32 [[TMP2]], [[N_VEC]]
73-
; CHECK-NEXT: br i1 [[CMP_N6]], label [[EXIT_2:%.*]], label [[SCALAR_PH3]]
67+
; CHECK-NEXT: [[CMP_N:%.*]] = icmp eq i32 [[TMP2]], [[N_VEC]]
68+
; CHECK-NEXT: br i1 [[CMP_N]], label [[EXIT_2:%.*]], label [[SCALAR_PH3]]
7469
; CHECK: scalar.ph3:
7570
; CHECK-NEXT: [[BC_RESUME_VAL5:%.*]] = phi i8 [ [[IND_END]], [[MIDDLE_BLOCK2]] ], [ 0, [[EXIT_1]] ], [ 0, [[VECTOR_SCEVCHECK]] ]
7671
; CHECK-NEXT: br label [[LOOP_2:%.*]]

0 commit comments

Comments
 (0)