Skip to content

Commit 21dc66d

Browse files
ShadowCurseroypat
authored andcommitted
fix: add MSR_TSC_RATE to the MSR_EXCEPTION_LIST
Now this MSR is host only and not available in the guest. Check AMD reference manual at "SVM Revision and Feature Identification" section for more information. Signed-off-by: Egor Lazarchuk <[email protected]>
1 parent 85ebde7 commit 21dc66d

File tree

1 file changed

+6
-1
lines changed

1 file changed

+6
-1
lines changed

tests/integration_tests/functional/test_cpu_template_helper.py

Lines changed: 6 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -177,7 +177,8 @@ def build_cpu_config_dict(cpu_config_path):
177177
}
178178

179179

180-
# List of MSR indices that should not be tested due to its mutability.
180+
# List of MSR indices that should not be tested due to its mutability or inavailablility
181+
# in the guest.
181182
MSR_EXCEPTION_LIST = [
182183
# MSR_KVM_WALL_CLOCK and MSR_KVM_SYSTEM_TIME depend on the elapsed time.
183184
0x11,
@@ -232,6 +233,10 @@ def build_cpu_config_dict(cpu_config_path):
232233
# MSR_AMD64_VIRT_SPEC_CTRL is R/W and can be modified by OS to control
233234
# security features for speculative attacks.
234235
0xC001011F,
236+
# Not available in the guest
237+
# MSR_TSC_RATE is a Time Stamp Counter Ratio which allows the hypervisor
238+
# to control the guest's view of the Time Stamp Counter.
239+
0xC0000104,
235240
]
236241

237242

0 commit comments

Comments
 (0)