@@ -11,20 +11,21 @@ See also: [boot protocol settings](boot-protocol.md)
11
11
12
12
## x86_64 common CPUID normalization
13
13
14
- | Description | Leaf | Subleaf | Register | Bits |
15
- | --------------------------------------------------------------------------------------| :----------:| :-------:| :--------:| :-----:|
16
- | Set CLFLUSH line size | 0x1 | - | EBX | 15:8 |
17
- | Set maximum number of addressable IDs for logical processors in the physical package | 0x1 | - | EBX | 23:16 |
18
- | Set initial APIC ID | 0x1 | - | EBX | 31:24 |
19
- | Disable PDCM (Perfmon and Debug Capability) | 0x1 | - | ECX | 15 |
20
- | Enable TSC_DEADLINE | 0x1 | - | ECX | 24 |
21
- | Enable HYPERVISOR | 0x1 | - | ECX | 31 |
22
- | Set HTT value if the microVM's CPU count is greater than 1 | 0x1 | - | EDX | 28 |
23
- | Insert leaf 0xb, subleaf 0x1 filled with ` 0 ` if it is not already present | 0xb | 0x1 | all | all |
24
- | Update extended topology enumeration | 0xb | all | EAX | 4:0 |
25
- | Update extended topology enumeration | 0xb | all | EBX | 15:0 |
26
- | Update extended topology enumeration | 0xb | all | ECX | 15:8 |
27
- | Pass through cache information from host | 0x80000006 | - | all | all |
14
+ | Description | Leaf | Subleaf | Register | Bits |
15
+ | --------------------------------------------------------------------------------------| :----------:| :-------:| :-------------:| :-----:|
16
+ | Pass through vendor ID from host | 0x0 | - | EBX, ECX, EDX | all |
17
+ | Set CLFLUSH line size | 0x1 | - | EBX | 15:8 |
18
+ | Set maximum number of addressable IDs for logical processors in the physical package | 0x1 | - | EBX | 23:16 |
19
+ | Set initial APIC ID | 0x1 | - | EBX | 31:24 |
20
+ | Disable PDCM (Perfmon and Debug Capability) | 0x1 | - | ECX | 15 |
21
+ | Enable TSC_DEADLINE | 0x1 | - | ECX | 24 |
22
+ | Enable HYPERVISOR | 0x1 | - | ECX | 31 |
23
+ | Set HTT value if the microVM's CPU count is greater than 1 | 0x1 | - | EDX | 28 |
24
+ | Insert leaf 0xb, subleaf 0x1 filled with ` 0 ` if it is not already present | 0xb | 0x1 | all | all |
25
+ | Update extended topology enumeration | 0xb | all | EAX | 4:0 |
26
+ | Update extended topology enumeration | 0xb | all | EBX | 15:0 |
27
+ | Update extended topology enumeration | 0xb | all | ECX | 15:8 |
28
+ | Pass through cache information from host | 0x80000006 | - | all | all |
28
29
29
30
## Intel-specific CPUID normalization
30
31
0 commit comments