Skip to content

Commit dd0bf86

Browse files
committed
feat: add Graviton 4 host vs guest cpu difference
Add additional Graviton 4 cpu features to the host vs guest test. Signed-off-by: Egor Lazarchuk <[email protected]>
1 parent 32ebbbe commit dd0bf86

File tree

1 file changed

+10
-1
lines changed

1 file changed

+10
-1
lines changed

tests/integration_tests/functional/test_cpu_features_host_vs_guest.py

Lines changed: 10 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -257,12 +257,21 @@ def test_host_vs_guest_cpu_features(uvm_nano):
257257
assert host_feats - guest_feats == expected_host_minus_guest
258258
assert guest_feats - host_feats == expected_guest_minus_host
259259

260-
case CpuModel.ARM_NEOVERSE_V1:
260+
case CpuModel.ARM_NEOVERSE_V1 | CpuModel.ARM_NEOVERSE_V2:
261261
expected_guest_minus_host = set()
262262
# KVM does not enable PAC or SVE features by default
263263
# and Firecracker does not enable them either.
264264
expected_host_minus_guest = {"paca", "pacg", "sve", "svebf16", "svei8mm"}
265265

266+
if CPU_MODEL == CpuModel.ARM_NEOVERSE_V2:
267+
expected_host_minus_guest |= {
268+
"svebitperm",
269+
"svesha3",
270+
"sveaes",
271+
"sve2",
272+
"svepmull",
273+
}
274+
266275
# Upstream kernel v6.11+ hides "ssbs" from "lscpu" on Neoverse-N1 and Neoverse-V1 since
267276
# they have an errata whereby an MSR to the SSBS special-purpose register does not
268277
# affect subsequent speculative instructions, permitting speculative store bypassing for

0 commit comments

Comments
 (0)