Skip to content

Commit 5acab94

Browse files
committed
Reuse code for Wasm linear memories for GC heaps
Instead of bespoke code paths and structures for Wasm GC, this commit makes it so that we now reuse VM structures like `VMMemoryDefinition` and bounds-checking logic. Notably, we also reuse all the associated bounds-checking optimizations and, when possible, virtual-memory techniques to completely elide them. Fixes bytecodealliance#9350
1 parent 865d1bb commit 5acab94

File tree

777 files changed

+6288
-5617
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

777 files changed

+6288
-5617
lines changed

cranelift/codegen/src/isa/x64/inst/external.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -131,7 +131,8 @@ fn enc_gpr(gpr: &Gpr) -> u8 {
131131
if let Some(real) = gpr.to_reg().to_real_reg() {
132132
real.hw_enc()
133133
} else {
134-
unreachable!()
134+
0
135+
// unreachable!() TODO FITZGEN
135136
}
136137
}
137138

cranelift/codegen/src/isa/x64/mod.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -154,7 +154,7 @@ impl TargetIsa for X64Backend {
154154
Capstone::new()
155155
.x86()
156156
.mode(arch::x86::ArchMode::Mode64)
157-
.syntax(arch::x86::ArchSyntax::Att)
157+
.syntax(arch::x86::ArchSyntax::Intel)
158158
.detail(true)
159159
.build()
160160
}

0 commit comments

Comments
 (0)