Skip to content

Commit 521d948

Browse files
committed
soc: snps: nsim: arc_v: revert to shorter SOC configuration names
Reverts the SOC configuration naming introduced in commit a380998. Changes: - SOC_SERIES_NSIM_ARC_V_RMX -> SOC_SERIES_RMX - SOC_NSIM_ARC_V_RMX100 -> SOC_RMX100 - SOC_SERIES_NSIM_ARC_V_RHX -> SOC_SERIES_RHX - SOC_NSIM_ARC_V_RHX100 -> SOC_RHX100 Signed-off-by: Afonso Oliveira <[email protected]>
1 parent 9c5482d commit 521d948

File tree

7 files changed

+18
-18
lines changed

7 files changed

+18
-18
lines changed

boards/snps/nsim/arc_v/Kconfig.nsim_arc_v

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2,5 +2,5 @@
22
# SPDX-License-Identifier: Apache-2.0
33

44
config BOARD_NSIM_ARC_V
5-
select SOC_NSIM_ARC_V_RMX100 if BOARD_NSIM_ARC_V_RMX100
6-
select SOC_NSIM_ARC_V_RHX100 if BOARD_NSIM_ARC_V_RHX100
5+
select SOC_RMX100 if BOARD_NSIM_ARC_V_RMX100
6+
select SOC_RHX100 if BOARD_NSIM_ARC_V_RHX100

soc/snps/nsim/arc_v/rhx/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
config SOC_SERIES_NSIM_ARC_V_RHX
4+
config SOC_SERIES_RHX
55
bool
66
select RISCV
77
select RISCV_PRIVILEGED

soc/snps/nsim/arc_v/rhx/Kconfig.defconfig

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
if SOC_SERIES_NSIM_ARC_V_RHX
4+
if SOC_SERIES_RHX
55

66
config SYS_CLOCK_HW_CYCLES_PER_SEC
77
default $(dt_node_int_prop_int,/cpus/cpu@0,clock-frequency)
@@ -21,4 +21,4 @@ config RISCV_PMP
2121
config RISCV_SOC_INTERRUPT_INIT
2222
default y
2323

24-
endif # SOC_SERIES_NSIM_ARC_V_RHX
24+
endif # SOC_SERIES_RHX
Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,16 +1,16 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
config SOC_SERIES_NSIM_ARC_V_RHX
4+
config SOC_SERIES_RHX
55
bool
66
select SOC_FAMILY_NSIM_ARC_V
77

88
config SOC_SERIES
9-
default "rhx" if SOC_SERIES_NSIM_ARC_V_RHX
9+
default "rhx" if SOC_SERIES_RHX
1010

11-
config SOC_NSIM_ARC_V_RHX100
11+
config SOC_RHX100
1212
bool
13-
select SOC_SERIES_NSIM_ARC_V_RHX
13+
select SOC_SERIES_RHX
1414

1515
config SOC
16-
default "rhx100" if SOC_NSIM_ARC_V_RHX100
16+
default "rhx100" if SOC_RHX100

soc/snps/nsim/arc_v/rmx/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
config SOC_SERIES_NSIM_ARC_V_RMX
4+
config SOC_SERIES_RMX
55
bool
66
select RISCV
77
select RISCV_PRIVILEGED

soc/snps/nsim/arc_v/rmx/Kconfig.defconfig

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
if SOC_SERIES_NSIM_ARC_V_RMX
4+
if SOC_SERIES_RMX
55

66
config SYS_CLOCK_HW_CYCLES_PER_SEC
77
default $(dt_node_int_prop_int,/cpus/cpu@0,clock-frequency)
@@ -24,4 +24,4 @@ config PMP_SLOTS
2424
config PMP_GRANULARITY
2525
default 8
2626

27-
endif # SOC_SERIES_NSIM_ARC_V_RMX
27+
endif # SOC_SERIES_RMX
Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,16 +1,16 @@
11
# Copyright (c) 2024 Synopsys, Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
config SOC_SERIES_NSIM_ARC_V_RMX
4+
config SOC_SERIES_RMX
55
bool
66
select SOC_FAMILY_NSIM_ARC_V
77

88
config SOC_SERIES
9-
default "rmx" if SOC_SERIES_NSIM_ARC_V_RMX
9+
default "rmx" if SOC_SERIES_RMX
1010

11-
config SOC_NSIM_ARC_V_RMX100
11+
config SOC_RMX100
1212
bool
13-
select SOC_SERIES_NSIM_ARC_V_RMX
13+
select SOC_SERIES_RMX
1414

1515
config SOC
16-
default "rmx100" if SOC_NSIM_ARC_V_RMX100
16+
default "rmx100" if SOC_RMX100

0 commit comments

Comments
 (0)