type of "explicity" in 2.4_sequential_logic.ipynb

[peterhchen]

The Verilog looks almost the same as before, though the register name is generated instead of explicity defined.

The Verilog looks almost the same as before, though the register name is generated instead of explicitly defined.
"explicity" should be explicitly