We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9d7d923 commit 23ac112Copy full SHA for 23ac112
topics/Verilog/index.md
@@ -1,5 +1,5 @@
1
---
2
-aliases: hardware description language, HDL, verilog
+aliases: hdl, hardware-description-language
3
display_name: Verilog
4
short_description: Verilog is a hardware description language used to model electronic systems.
5
topic: Verilog
0 commit comments