We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6d201d0 commit ecf81e5Copy full SHA for ecf81e5
README.md
@@ -0,0 +1,11 @@
1
+[](https://github.com/gmlarumbe/tree-sitter-systemverilog/actions/workflows/ci.yml)
2
+
3
+# tree-sitter-systemverilog
4
5
+Full SystemVerilog IEEE 1800-2023 grammar for [tree-sitter](https://github.com/tree-sitter/tree-sitter).
6
7
+## References
8
9
+- https://en.wikipedia.org/wiki/Verilog
10
+- http://tree-sitter.github.io/tree-sitter/creating-parsers
11
0 commit comments