We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bc5fcc0 commit 7a60a36Copy full SHA for 7a60a36
variants/pyportal_m4_titano/variant.h
@@ -175,6 +175,10 @@ static const uint8_t SCK = PIN_SPI_SCK;
175
#define PIN_WIRE_SCL (28u)
176
#define PERIPH_WIRE sercom5
177
#define WIRE_IT_HANDLER SERCOM5_Handler
178
+#define WIRE_IT_HANDLER_0 SERCOM5_0_Handler
179
+#define WIRE_IT_HANDLER_1 SERCOM5_1_Handler
180
+#define WIRE_IT_HANDLER_2 SERCOM5_2_Handler
181
+#define WIRE_IT_HANDLER_3 SERCOM5_3_Handler
182
183
static const uint8_t SDA = PIN_WIRE_SDA;
184
static const uint8_t SCL = PIN_WIRE_SCL;
@@ -245,5 +249,5 @@ extern Uart Serial1;
245
249
#define SERIAL_PORT_HARDWARE Serial1
246
250
#define SERIAL_PORT_HARDWARE_OPEN Serial1
247
251
248
-#endif /* _VARIANT_METRO_M4_ */
252
+#endif /* _VARIANT_PYPORTAL_M4_TITANO_ */
253
0 commit comments