This repository was archived by the owner on Dec 12, 2024. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathhierarchy.xml
More file actions
23 lines (23 loc) · 1.74 KB
/
hierarchy.xml
File metadata and controls
23 lines (23 loc) · 1.74 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
<?xml version="1.0" encoding="UTF-8"?>
<!--Product Version: eLinx v1.0.0.0-->
<!-- -->
<!--Copyright 2017-2024 eHiWay, Inc. All Rights Reserved.-->
<Hierarchy>
<DesignSources>
<Node ModuleName="PWM_out" PortName="clkin,en,pwm_out,rst" PortSignal="input,input,output,input" ParameterName="freq,duty,clk_" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/car.srcs/sources_1/new/PWM_out.v"/>
<Node ModuleName="wires" PortName="BL_RX,BL_TX,BUZZER,Coder_A,Coder_B,GPS_RX,GPS_TX,IMU_RX,IMU_TX,LED1,LED2,LED3,LED4,LED5,LED6,Left_RX,Left_TX,MCU_SCL,MCU_SDA,MORTOR,MORTOR_N,OLED_SCL,OLED_SDA,PWM3,PWM4,PWM_M,PWM_M_N,PWM_R,ROUTER,Right_RX,Right_TX,U1,U3,USART1_RX,USART1_TX,USART2_RX,USART2_TX,USART3_RX,USART3_TX,V7,V8,clk,control,rstn" PortSignal="input,output,output,input,input,input,output,input,output,output,output,output,output,output,output,input,output,input,input,output,output,output,output,output,output,input,input,input,output,input,output,input,output,output,input,output,input,output,input,output,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/car.srcs/sources_1/new/wires.v">
<Child ModuleName="PWM_out" InstName="PWM_out1" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
</Node>
<MifHexFiles/>
<SyntaxErrorFiles/>
<OtherFiles/>
<BlockDesignFiles/>
</DesignSources>
<SimulationSources>
<SimSet Name="sim_1">
<MifHexFiles/>
<SyntaxErrorFiles/>
<OtherFiles/>
</SimSet>
</SimulationSources>
</Hierarchy>