Skip to content

Commit 60dbfe6

Browse files
antoniovazquezblancohathach
antoniovazquezblanco
authored and
hathach
committed
stm32h750dk: Initial support
1 parent d6b8b35 commit 60dbfe6

File tree

3 files changed

+181
-0
lines changed

3 files changed

+181
-0
lines changed

‎hw/bsp/stm32h7/boards/stm32h750bdk/board.cmake‎

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
set(MCU_VARIANT stm32h750xx)
2+
set(JLINK_DEVICE stm32h750xb_m7)
3+
4+
set(LD_FILE_GNU ${ST_CMSIS}/Source/Templates/gcc/linker/${MCU_VARIANT}_flash_CM7.ld)
5+
set(LD_FILE_IAR ${ST_CMSIS}/Source/Templates/iar/linker/${MCU_VARIANT}_flash_CM7.icf)
6+
7+
function(update_board TARGET)
8+
target_compile_definitions(${TARGET} PUBLIC
9+
STM32H750xx
10+
HSE_VALUE=25000000
11+
CORE_CM7
12+
# default to PORT 0
13+
BOARD_TUD_RHPORT=0
14+
BOARD_TUD_MAX_SPEED=OPT_MODE_FULL_SPEED
15+
)
16+
endfunction()

‎hw/bsp/stm32h7/boards/stm32h750bdk/board.h‎

Lines changed: 144 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,144 @@
1+
/*
2+
* The MIT License (MIT)
3+
*
4+
* Copyright (c) 2021, Ha Thach (tinyusb.org)
5+
*
6+
* Permission is hereby granted, free of charge, to any person obtaining a copy
7+
* of this software and associated documentation files (the "Software"), to deal
8+
* in the Software without restriction, including without limitation the rights
9+
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10+
* copies of the Software, and to permit persons to whom the Software is
11+
* furnished to do so, subject to the following conditions:
12+
*
13+
* The above copyright notice and this permission notice shall be included in
14+
* all copies or substantial portions of the Software.
15+
*
16+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17+
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18+
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19+
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20+
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21+
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22+
* THE SOFTWARE.
23+
*
24+
* This file is part of the TinyUSB stack.
25+
*/
26+
27+
#ifndef BOARD_H_
28+
#define BOARD_H_
29+
30+
#ifdef __cplusplus
31+
extern "C" {
32+
#endif
33+
34+
#define LED_PORT GPIOJ
35+
#define LED_PIN GPIO_PIN_2
36+
#define LED_STATE_ON 1
37+
38+
// Blue push-button
39+
#define BUTTON_PORT GPIOC
40+
#define BUTTON_PIN GPIO_PIN_13
41+
#define BUTTON_STATE_ACTIVE 1
42+
43+
// UART
44+
#define UART_DEV USART3
45+
#define UART_CLK_EN __HAL_RCC_USART3_CLK_ENABLE
46+
#define UART_GPIO_PORT GPIOB
47+
#define UART_GPIO_AF GPIO_AF7_USART3
48+
#define UART_TX_PIN GPIO_PIN_10
49+
#define UART_RX_PIN GPIO_PIN_11
50+
51+
// VBUS Sense detection
52+
#define OTG_FS_VBUS_SENSE 1
53+
#define OTG_HS_VBUS_SENSE 0
54+
55+
// USB HS External PHY Pin: CLK, STP, DIR, NXT, D0-D7
56+
#define ULPI_PINS \
57+
{GPIOA, GPIO_PIN_3 }, {GPIOA, GPIO_PIN_5 }, {GPIOB, GPIO_PIN_0 }, {GPIOB, GPIO_PIN_1 }, \
58+
{GPIOB, GPIO_PIN_5 }, {GPIOB, GPIO_PIN_10}, {GPIOB, GPIO_PIN_11}, {GPIOB, GPIO_PIN_12}, \
59+
{GPIOB, GPIO_PIN_13}, {GPIOC, GPIO_PIN_0 }, {GPIOH, GPIO_PIN_4 }, {GPIOI, GPIO_PIN_11}
60+
61+
//--------------------------------------------------------------------+
62+
// RCC Clock
63+
//--------------------------------------------------------------------+
64+
static inline void board_stm32h7_clock_init(void)
65+
{
66+
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
67+
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
68+
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
69+
70+
/*!< Supply configuration update enable */
71+
HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
72+
73+
/* The voltage scaling allows optimizing the power consumption when the
74+
device is clocked below the maximum system frequency, to update the
75+
voltage scaling value regarding system frequency refer to product
76+
datasheet. */
77+
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
78+
79+
while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) {}
80+
81+
/* Enable HSE Oscillator and activate PLL with HSE as source */
82+
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
83+
RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
84+
RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
85+
RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
86+
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
87+
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
88+
89+
/* PLL1 for System Clock */
90+
RCC_OscInitStruct.PLL.PLLM = 5;
91+
RCC_OscInitStruct.PLL.PLLN = 160;
92+
RCC_OscInitStruct.PLL.PLLFRACN = 0;
93+
RCC_OscInitStruct.PLL.PLLP = 2;
94+
RCC_OscInitStruct.PLL.PLLR = 2;
95+
RCC_OscInitStruct.PLL.PLLQ = 4;
96+
97+
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
98+
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
99+
HAL_RCC_OscConfig(&RCC_OscInitStruct);
100+
101+
/* PLL3 for USB Clock */
102+
PeriphClkInitStruct.PLL3.PLL3M = 25;
103+
PeriphClkInitStruct.PLL3.PLL3N = 336;
104+
PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
105+
PeriphClkInitStruct.PLL3.PLL3P = 2;
106+
PeriphClkInitStruct.PLL3.PLL3R = 2;
107+
PeriphClkInitStruct.PLL3.PLL3Q = 7;
108+
109+
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
110+
PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
111+
HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
112+
113+
/* Select PLL as system clock source and configure bus clocks dividers */
114+
RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
115+
RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1);
116+
117+
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
118+
RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
119+
RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
120+
RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
121+
RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
122+
RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
123+
HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
124+
125+
/*activate CSI clock mondatory for I/O Compensation Cell*/
126+
__HAL_RCC_CSI_ENABLE() ;
127+
128+
/* Enable SYSCFG clock mondatory for I/O Compensation Cell */
129+
__HAL_RCC_SYSCFG_CLK_ENABLE() ;
130+
131+
/* Enables the I/O Compensation Cell */
132+
HAL_EnableCompensationCell();
133+
}
134+
135+
static inline void board_stm32h7_post_init(void)
136+
{
137+
// For this board does nothing
138+
}
139+
140+
#ifdef __cplusplus
141+
}
142+
#endif
143+
144+
#endif

‎hw/bsp/stm32h7/boards/stm32h750bdk/board.mk‎

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
# STM32H745I-DISCO uses OTG_FS
2+
# FIXME: Reset enumerates, un/replug USB plug does not enumerate
3+
4+
CFLAGS += -DSTM32H750xx -DCORE_CM7 -DHSE_VALUE=25000000
5+
6+
# Default is FulSpeed port
7+
PORT ?= 0
8+
9+
# GCC
10+
SRC_S_GCC += $(ST_CMSIS)/Source/Templates/gcc/startup_stm32h745xx.s
11+
LD_FILE_GCC = $(ST_CMSIS)/Source/Templates/gcc/linker/stm32h745xx_flash_CM7.ld
12+
13+
# IAR
14+
SRC_S_IAR += $(ST_CMSIS)/Source/Templates/iar/startup_stm32h745xx.s
15+
LD_FILE_IAR = $(ST_CMSIS)/Source/Templates/iar/linker/stm32h745xx_flash_CM7.icf
16+
17+
# For flash-jlink target
18+
JLINK_DEVICE = stm32h750xb_m7
19+
20+
# flash target using on-board stlink
21+
flash: flash-stlink

0 commit comments

Comments
 (0)