Skip to content
Discussion options

You must be logged in to vote

V and Verilog clash because they both use the .v extension for files. To force V, you can remove the v extension from Verilog's configuration: #2526 (comment)

Replies: 1 comment 3 replies

Comment options

You must be logged in to vote
3 replies
@cooperspencer
Comment options

@the-mikedavis
Comment options

@cooperspencer
Comment options

Answer selected by cooperspencer
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Category
Q&A
Labels
None yet
2 participants