Skip to content

Commit 745083d

Browse files
committed
io-sim: code style
1 parent a3c18da commit 745083d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

io-sim/src/Control/Monad/IOSimPOR/Internal.hs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1750,7 +1750,7 @@ updateRaces thread@Thread { threadId = tid }
17501750
concurrent0 =
17511751
Map.keysSet (Map.filter (\t -> not (isThreadDone t)
17521752
&& threadId t `Set.notMember`
1753-
effectForks (stepEffect newStep)
1753+
effectForks newEffect
17541754
) threads)
17551755

17561756
-- A new step to add to the `activeRaces` list.
@@ -1940,7 +1940,7 @@ stepInfoToScheduleMods
19401940
{ scheduleModTarget = stepStepId step
19411941
, scheduleModControl = control
19421942
, scheduleModInsertion = takeWhile (/=stepStepId step')
1943-
(map stepStepId (reverse nondep))
1943+
(stepStepId `map` reverse nondep)
19441944
++ [stepStepId step']
19451945
-- It should be unnecessary to include the delayed
19461946
-- step in the insertion, since the default

0 commit comments

Comments
 (0)