File tree Expand file tree Collapse file tree 1 file changed +24
-0
lines changed Expand file tree Collapse file tree 1 file changed +24
-0
lines changed Original file line number Diff line number Diff line change @@ -285,3 +285,27 @@ delay between assert and clear edge as small as possible to reduce system
285
285
latencies. But if it is too small slave won't be able to capture clear edge
286
286
transition. The default of 30us should be good enough in most situations.
287
287
The delay can be selected using 'delay' pps_gen_parport module parameter.
288
+
289
+
290
+ Intel Timed I/O PPS signal generator
291
+ ------------------------------------
292
+
293
+ Intel Timed I/O is a high precision device, present on 2019 and newer Intel
294
+ CPUs, that can generate PPS signals.
295
+
296
+ Timed I/O and system time are both driven by same hardware clock. The signal
297
+ is generated with a precision of ~20 nanoseconds. The generated PPS signal
298
+ is used to synchronize an external device with system clock. For example,
299
+ it can be used to share your clock with a device that receives PPS signal,
300
+ generated by Timed I/O device. There are dedicated Timed I/O pins to deliver
301
+ the PPS signal to an external device.
302
+
303
+ Usage of Intel Timed I/O as PPS generator:
304
+
305
+ Start generating PPS signal::
306
+
307
+ $echo 1 > /sys/class/pps-gen/pps-genx/enable
308
+
309
+ Stop generating PPS signal::
310
+
311
+ $echo 0 > /sys/class/pps-gen/pps-genx/enable
You can’t perform that action at this time.
0 commit comments