Skip to content

Commit a6a61b9

Browse files
Jagadeesh Konaandersson
authored andcommitted
dt-bindings: clock: qcom: Add SM8650 video clock controller
SM8650 video clock controller has most clocks same as SM8450, but it also has few additional clocks and resets. Add device tree bindings for the video clock controller on Qualcomm SM8650 platform by defining these additional clocks and resets on top of SM8450. Signed-off-by: Jagadeesh Kona <[email protected]> Reviewed-by: Bryan O'Donoghue <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Vladimir Zapolskiy <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Bjorn Andersson <[email protected]>
1 parent 213e1b5 commit a6a61b9

File tree

2 files changed

+28
-1
lines changed

2 files changed

+28
-1
lines changed

Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,18 +8,22 @@ title: Qualcomm Video Clock & Reset Controller on SM8450
88

99
maintainers:
1010
- Taniya Das <[email protected]>
11+
- Jagadeesh Kona <[email protected]>
1112

1213
description: |
1314
Qualcomm video clock control module provides the clocks, resets and power
1415
domains on SM8450.
1516
16-
See also: include/dt-bindings/clock/qcom,sm8450-videocc.h
17+
See also:
18+
include/dt-bindings/clock/qcom,sm8450-videocc.h
19+
include/dt-bindings/clock/qcom,sm8650-videocc.h
1720
1821
properties:
1922
compatible:
2023
enum:
2124
- qcom,sm8450-videocc
2225
- qcom,sm8550-videocc
26+
- qcom,sm8650-videocc
2327

2428
reg:
2529
maxItems: 1
Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,23 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
/*
3+
* Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
4+
*/
5+
6+
#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8650_H
7+
#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_SM8650_H
8+
9+
#include "qcom,sm8450-videocc.h"
10+
11+
/* SM8650 introduces below new clocks and resets compared to SM8450 */
12+
13+
/* VIDEO_CC clocks */
14+
#define VIDEO_CC_MVS0_SHIFT_CLK 12
15+
#define VIDEO_CC_MVS0C_SHIFT_CLK 13
16+
#define VIDEO_CC_MVS1_SHIFT_CLK 14
17+
#define VIDEO_CC_MVS1C_SHIFT_CLK 15
18+
#define VIDEO_CC_XO_CLK_SRC 16
19+
20+
/* VIDEO_CC resets */
21+
#define VIDEO_CC_XO_CLK_ARES 7
22+
23+
#endif

0 commit comments

Comments
 (0)