Skip to content
This repository was archived by the owner on May 5, 2025. It is now read-only.

Commit 9d9717d

Browse files
drivers/dw3: support 64-bits compilation
Change-Id: Ied2cce62502850adfbcf240c5ffbd2829a40166d Signed-off-by: Jeremy Compostella <[email protected]>
1 parent f150d12 commit 9d9717d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

drivers/dw3/dw3.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -831,7 +831,7 @@ _usb_init_xdci(EFI_USB_DEVICE_MODE_PROTOCOL *This)
831831
PCI_BUS(pci_dev), PCI_SLOT(pci_dev), PCI_FUNC(pci_dev));
832832

833833
config_params.BaseAddress = (UINTN)pci_read_bar64(pci_dev);
834-
ewdbg("xDCI BaseAddress =0x%llx\n", (uint64_t)config_params.BaseAddress);
834+
ewdbg("xDCI BaseAddress =0x%" PRIx64 "\n", (uint64_t)config_params.BaseAddress);
835835

836836
/* configure xDCI as a system bus master */
837837
pci_command = pci_read_config32(pci_dev, PCI_COMMAND);
@@ -845,7 +845,7 @@ _usb_init_xdci(EFI_USB_DEVICE_MODE_PROTOCOL *This)
845845
PCI_BUS(pci_dev), PCI_SLOT(pci_dev), PCI_FUNC(pci_dev));
846846

847847
addr_hci = (UINTN)pci_read_bar64(pci_dev);
848-
ewdbg("xHCI BaseAddress =0x%llx\n", (uint64_t)addr_hci);
848+
ewdbg("xHCI BaseAddress =0x%" PRIx64 "\n", (uint64_t)addr_hci);
849849

850850
/* enable xHCI bus master and I/O access */
851851
pci_command = pci_read_config32(pci_dev, PCI_COMMAND);

0 commit comments

Comments
 (0)