@@ -70,7 +70,7 @@ def XeVM_L1StoreCacheControl : XeVM_StoreCacheControl<"L1">;
7070def XeVM_L3StoreCacheControl : XeVM_StoreCacheControl<"L3">;
7171
7272def XeVM_BlockLoad2dOp : XeVM_Op<"blockload2d">,
73- Results<(outs FixedVectorOf< [XeVM_ElemType]>:$res)>,
73+ Results<(outs FixedVectorOfRankAndType<[1,2,3], [XeVM_ElemType]>:$res)>,
7474 Arguments<(ins
7575 Arg<LLVM_AnyPointer, "", [MemRead]>:$ptr,
7676 I32:$base_width,
@@ -137,7 +137,7 @@ def XeVM_BlockStore2dOp : XeVM_Op<"blockstore2d">,
137137 I32Attr:$tile_width,
138138 I32Attr:$tile_height,
139139 I32Attr:$v_blocks,
140- FixedVectorOf< [XeVM_ElemType]>:$stored_val,
140+ FixedVectorOfRankAndType<[1, 2, 3], [XeVM_ElemType]>:$stored_val,
141141 DefaultValuedAttr<XeVM_L1StoreCacheControl, "::mlir::xevm::L1StoreCacheControl::DEFAULT">:$l1_cache_control,
142142 DefaultValuedAttr<XeVM_L3StoreCacheControl, "::mlir::xevm::L3StoreCacheControl::DEFAULT">:$l3_cache_control
143143 )> {
@@ -243,7 +243,7 @@ def XeVM_PrecisionTypeAttr : I32EnumAttr<"PrecisionType",
243243}
244244
245245def XeVM_DPASOp : XeVM_Op<"dpas">,
246- Results<(outs FixedVectorOf< [XeVM_MatrixElemType]>:$d)>,
246+ Results<(outs FixedVectorOfRankAndType<[1], [XeVM_MatrixElemType]>:$d)>,
247247 Arguments<(ins
248248 FixedVectorOfRankAndType<[1], [XeVM_MatrixElemType]>:$c,
249249 FixedVectorOfRankAndType<[1], [XeVM_MatrixElemType]>:$a,
0 commit comments