Skip to content

Actions: intel/intel-graphics-compiler

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,514 workflow run results
1,514 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add a regkey to force rayquery throttling Build IGC #6963: Commit 775c770 pushed by VPG-SWE-Github
29m 42s master
master
29m 42s
use IRBuilder from llvm namespace instead of IGCLLVM Build IGC #6962: Commit 686035e pushed by VPG-SWE-Github
29m 48s master
master
29m 48s
Extend build-IGC artifact retention length Build IGC #6961: Commit a3b5746 pushed by VPG-SWE-Github
29m 36s master
master
29m 36s
Migrate SLM_XeFlash.ll to opaque pointers Build IGC #6960: Commit 166e0f0 pushed by VPG-SWE-Github
30m 5s master
master
30m 5s
Change the implementation of fabs Build IGC #6959: Commit b278ddd pushed by VPG-SWE-Github
29m 46s master
master
29m 46s
Add separate controls for VISAPreSched for dpas Build IGC #6958: Commit f13d394 pushed by VPG-SWE-Github
29m 16s master
master
29m 16s
Stale Pull Requests Stale Pull Requests #227: Scheduled
1d 0h 0m 2s master
master
1d 0h 0m 2s
Update zebin spec Build IGC #6957: Commit dd20e63 pushed by VPG-SWE-Github
32m 19s master
master
32m 19s
vISA: Add OV option to LSC instructions Build IGC #6956: Commit 0e6444a pushed by VPG-SWE-Github
29m 3s master
master
29m 3s
Fix error when forcing too small SIMD width Build IGC #6955: Commit 900db4e pushed by VPG-SWE-Github
29m 36s master
master
29m 36s
Ensure correct sequence for dbg.declare in InlineLocalsResolution Build IGC #6954: Commit 6178125 pushed by VPG-SWE-Github
29m 37s master
master
29m 37s
Do not inline VLA functions Build IGC #6953: Commit c59ce5d pushed by VPG-SWE-Github
31m 32s master
master
31m 32s
Added support for disabling LTO in Mesh Shaders only Build IGC #6952: Commit 7be2e37 pushed by VPG-SWE-Github
29m 38s master
master
29m 38s
Remove added EarlyCSE pass instance in pass pipeline Build IGC #6951: Commit bbaecc1 pushed by VPG-SWE-Github
29m 39s master
master
29m 39s
Stale Pull Requests Stale Pull Requests #226: Scheduled
1d 0h 0m 1s master
master
1d 0h 0m 1s
Fix the BCR issue when input register is used Build IGC #6950: Commit 899bd99 pushed by VPG-SWE-Github
29m 26s master
master
29m 26s
Add VISASpillAllowed256GRF regkey Build IGC #6949: Commit f041366 pushed by VPG-SWE-Github
29m 34s master
master
29m 34s
Internal code change Build IGC #6948: Commit 4b737b8 pushed by VPG-SWE-Github
29m 19s master
master
29m 19s
Remove incorrect setPreservesCFG. Build IGC #6947: Commit 6047381 pushed by VPG-SWE-Github
29m 24s master
master
29m 24s
Fixing intel_sub_group_2d_block_read builtins Build IGC #6946: Commit 6f5cbf0 pushed by VPG-SWE-Github
29m 29s master
master
29m 29s
Merge uniform SLM stores to reduce pressure Build IGC #6945: Commit 8a47592 pushed by VPG-SWE-Github
30m 8s master
master
30m 8s
Internal tool change Build IGC #6944: Commit ac30bd4 pushed by VPG-SWE-Github
29m 27s master
master
29m 27s
Stale Pull Requests Stale Pull Requests #225: Scheduled
1d 0h 0m 2s master
master
1d 0h 0m 2s
Fixed memory leak Build IGC #6943: Commit f80ee10 pushed by VPG-SWE-Github
30m 32s master
master
30m 32s
Disable ForceRTShortCircuitingOR by default Build IGC #6942: Commit c17fc3b pushed by VPG-SWE-Github
29m 32s master
master
29m 32s
ProTip! You can narrow down the results and go further in time using created:<2025-04-22 or the other filters available.