Skip to content

Actions: intel/intel-graphics-compiler

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,273 workflow run results
1,273 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Stale Pull Requests Stale Pull Requests #217: Scheduled
1d 0h 0m 2s master
master
1d 0h 0m 2s
[Autobackout][FunctionalRegression]Revert of change: 4950fefed5b68f4d… Build IGC #6922: Commit 94adaee pushed by VPG-SWE-Github
30m 40s master
master
30m 40s
Don't cast image args to 32-bit integers in built-ins PART#2 Build IGC #6921: Commit 4950fef pushed by VPG-SWE-Github
30m 7s master
master
30m 7s
[Autobackout][FunctionalRegression]Revert of change: c5f774e4ee813208… Build IGC #6920: Commit 45bec13 pushed by VPG-SWE-Github
30m 8s master
master
30m 8s
Add error when using wrong SIMD width Build IGC #6919: Commit 0801bfc pushed by VPG-SWE-Github
37m 19s master
master
37m 19s
builtin and intrinsic to disable IEEE exception trap bit in CR0 Build IGC #6918: Commit e88a6a7 pushed by VPG-SWE-Github
29m 46s master
master
29m 46s
Debug and build options to enable IEEE float exception trap bit Build IGC #6917: Commit a97cf4a pushed by VPG-SWE-Github
30m 28s master
master
30m 28s
Stale Pull Requests Stale Pull Requests #216: Scheduled
1d 0h 0m 1s master
master
1d 0h 0m 1s
Improve some 2dblock read Build IGC #6916: Commit 2fbb3b2 pushed by VPG-SWE-Github
30m 13s master
master
30m 13s
Stale Pull Requests Stale Pull Requests #215: Scheduled
1d 0h 0m 1s master
master
1d 0h 0m 1s
Changes in code. Build IGC #6915: Commit b7b0543 pushed by VPG-SWE-Github
29m 26s master
master
29m 26s
Move lowering RayInfo to the RTBuilder Build IGC #6914: Commit fdde267 pushed by VPG-SWE-Github
29m 49s master
master
29m 49s
Update iSTD Hashing functions Build IGC #6913: Commit 9c5fdc5 pushed by VPG-SWE-Github
30m 15s master
master
30m 15s
Stale Pull Requests Stale Pull Requests #214: Scheduled
1d 0h 0m 2s master
master
1d 0h 0m 2s
Fix coverity issue in VC Build IGC #6912: Commit 55ffa9c pushed by VPG-SWE-Github
29m 57s master
master
29m 57s
Enable drop to SIMD16 for XE3 Build IGC #6911: Commit 38cb5bc pushed by VPG-SWE-Github
31m 26s master
master
31m 26s
Simplification of DivergentBarrierPass constructor Build IGC #6910: Commit c5f774e pushed by VPG-SWE-Github
30m 22s master
master
30m 22s
Need mov for small 2dblock read Build IGC #6909: Commit fcf28e9 pushed by VPG-SWE-Github
30m 4s master
master
30m 4s
Move VRT GRF bump up after GRA optimizations Build IGC #6908: Commit cce99b4 pushed by VPG-SWE-Github
30m 0s master
master
30m 0s
Enable merging allocas for raytracing Build IGC #6907: Commit 5a8a083 pushed by VPG-SWE-Github
30m 22s master
master
30m 22s
Stale Pull Requests Stale Pull Requests #213: Scheduled
1d 0h 0m 1s master
master
1d 0h 0m 1s
Changes in code. Build IGC #6906: Commit 6f4f144 pushed by VPG-SWE-Github
30m 16s master
master
30m 16s
Allocate whole GRF number for VC untyped load 2D intrinsics Build IGC #6905: Commit dce3951 pushed by VPG-SWE-Github
29m 24s master
master
29m 24s
Replace a recursive algorithm to an iterative one Build IGC #6904: Commit 80f34b1 pushed by VPG-SWE-Github
30m 14s master
master
30m 14s
builtin and intrinsic to set IEEE exception trap bit in CR0 Build IGC #6903: Commit 5aaeb6b pushed by VPG-SWE-Github
29m 49s master
master
29m 49s