Skip to content

Commit 91908ca

Browse files
piotrkirasys_zuul
authored andcommitted
Make FunctionControl flag available
Change-Id: Ib706c1fffca127262fa2a4d26e69659396eb90df
1 parent 3e7c8e9 commit 91908ca

File tree

2 files changed

+2
-1
lines changed

2 files changed

+2
-1
lines changed

IGC/common/igc_flags.def

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -331,7 +331,7 @@ DECLARE_IGC_REGKEY(bool, DisableDualBlendSource, false, "Force the compil
331331
DECLARE_IGC_REGKEY(bool, ForceDisableSrc0Alpha, false, "Force the compiler to skip sending src0 alpha. Only works if we are sure alpha to coverage and alpha test is off", false)
332332
DECLARE_IGC_REGKEY(bool, EnableLTO, true, "Enable link time optimization", false)
333333
DECLARE_IGC_REGKEY(bool, EnableLTODebug, false, "Enable debug information for LTO", true)
334-
DECLARE_IGC_REGKEY(DWORD, FunctionControl, 0, "Control function inlining/subroutine/stackcall. See value defs in igc_flags.hpp.", false)
334+
DECLARE_IGC_REGKEY(DWORD, FunctionControl, 0, "Control function inlining/subroutine/stackcall. See value defs in igc_flags.hpp.", true)
335335
DECLARE_IGC_REGKEY(bool, EnableStackCallFuncCall, false, "If enabled, the default function call mode will be set to stack call. Otherwise, subroutine call is used.", false)
336336
DECLARE_IGC_REGKEY(DWORD, OCLInlineThreshold, 512, "Setting OCL inline thershold", false)
337337
DECLARE_IGC_REGKEY(bool, DisableAddingAlwaysAttribute, false, "Disable adding always attribute", true)

documentation/configuration_flags.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -50,6 +50,7 @@ $ export IGC_ShaderDumpEnable=1
5050
- **EnableVISADumpCommonISA** - Enable VISA Dump Common ISA
5151
- **EnableVISAOutput** - Enable VISA GenISA output
5252
- **EnableVISASlowpath** - Enable VISA Slowpath. Needed to dump .visaasm
53+
- **FunctionControl** - Control function inlining/subroutine/stackcall. See value defs in igc_flags.hpp
5354
- **ForceRPE** - Force RPE (RegisterEstimator) computation if > 0. If 2, force RPE per inst
5455
- **ForceOCLSIMDWidth** - Force using specified SIMD width. Possible values: 0 (off), 8, 16, 32.
5556
- **InterleaveSourceShader** - Interleave the source shader in asm dump

0 commit comments

Comments
 (0)